Skeleton-based automatic parallelization of image processing algorithms for GPUs

Proceedings - 2011 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, IC-SAMOS 2011

Volumn , Issue , 2011, Pages 25-32

  Nugteren, Cedric ^a   Corporaal, Henk ^a   Mesman, Bart ^a  

^a EINDHOVEN UNIVERSITY OF TECHNOLOGY   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMATIC PARALLELIZATION; AUTOMATICALLY GENERATED; CODE GENERATORS; COMPLETE CLASSIFICATION; DATA THROUGHPUT; DOMAIN SPECIFIC; EFFICIENT IMPLEMENTATION; GRAPHICS PROCESSING UNITS; HARDWARE EFFICIENCY; HIGH PERFORMANCE COMPUTING; HIGH-QUALITY SOLUTIONS; IMAGE PROCESSING ALGORITHM; ON CHIP MEMORY; PARALLEL COMPUTATION; PARALLELIZATIONS; SKELETONIZATION;

ALGORITHMS; COMPUTER SIMULATION; COMPUTER SOFTWARE SELECTION AND EVALUATION; EMBEDDED SYSTEMS; FLOCCULATION; IMAGE CODING; IMAGING SYSTEMS; MUSCULOSKELETAL SYSTEM; OPTIMIZATION; PROGRAM PROCESSORS;

COMPUTATIONAL EFFICIENCY;

EID: 80155136237     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SAMOS.2011.6045441     Document Type: Conference Paper

References (22)

1. Y. Allusse, P. Horain, A. Agarwal, and C. Saipriyadarshan. GpuCV: an opensource GPU-accelerated framework for image processing and computer vision. In MM '08: Proceeding of the 16th ACM international conference on Multimedia, pages 1089-1092. ACM, 2008.
2. K. Benkrid, D. Crookes, and A. Benkrid. Towards a general framework for FPGA based image processing using hardware skeletons. Parallel Computing, 28(7-8):1141-1154, 2002.
3. W. Caarls. Automated Design of Application-Specific Smart Camera Architectures. PhD thesis, Eindhoven University of Technology, 2008.
4. W. Caarls, P. Jonker, and H. Corporaal. Algorithmic skeletons for stream programming in embedded heterogeneous parallel image processing applications. In Parallel and Distributed Processing Symposium. IPDPS 2006. 20th International, page 9 pp., 2006.
5. M. Cole. Algorithmic Skeletons: Structured Management of Parallel Computation. MIT Press, Cambridge, MA, USA, 1991.
6. J. L. Cornwall, L. Howes, P. H. Kelly, P. Parsonage, and B. Nicoletti. High-performance SIMT code generation in an active visual effects library. In CF '09: Proceedings of the 6th ACM conference on Computing frontiers, pages 175-184. ACM, 2009.
7. J. Enmyren and C. W. Kessler. SkePU: a multi-backend skeleton programming library for multi-GPU systems. In Proceedings of the fourth international workshop on High-level parallel programming and applications, HLPP '10, pages 5-14, New York, NY, USA, 2010. ACM.
8. M. Garland and D. B. Kirk. Understanding throughput-oriented architectures. Communications of the ACM, 53:58-66, November 2010.
9. T. D. Han and T. S. Abdelrahman. hiCUDA: a high-level directivebased language for GPU programming. In GPGPU-2: Proceedings of 2nd Workshop on General Purpose Processing on Graphics Processing Units, pages 52-61. ACM, 2009.
10. M. Harris. Optimizing parallel reduction in CUDA. Technical report, NVIDIA, 2008. NVIDIA.
11. K. Keutzer and T. Mattson. A Design Pattern Language for Engineering (Parallel) Software. In Intel Technology Journal, 2010.
12. S. Lee, V. Grover, M. Chakravarty, and G. Keller. GPU Kernels as Data-Parallel Array Computations in Haskell. In EPHAM 09': Exploiting Parallelism using GPUs and other Hardware-Assisted Methods, 2009.
13. R. Manniesing, I. Karkowski, and H. Corporaal. Automatic SIMD Parallelization of Embedded Applications Based on Pattern Recognition. In A. Bode, T. Ludwig, W. Karl, and R. Wismuller, editors, Euro-Par 2000 Parallel Processing, pages 349-356, 2000.
14. C. Nugteren, B. Mesman, and H. Corporaal. Analyzing CUDA's Compiler through the Visualization of Decoded GPU Binaries. In ODES-8: Proceedings of the 8th Workshop on Optimizations for DSP and Embedded Systems at CGO '10, 2010.
15. D. Patterson. The Top 10 Innovations in the New Fermi Architecture, and the Top 3 Next Challenges. NVIDIA Whitepaper, 2009.
16. V. Podlozhnyuk. Histogram calculation in CUDA. Technical report, NVIDIA, 2007.
17. V. Podlozhnyuk. Image Convolution with CUDA. Technical report, NVIDIA, 2007.
18. S. Sato and H. Iwasaki. A Skeletal Parallel Framework with Fusion Optimizer for GPGPU Programming. In Z. Hu, editor, Programming Languages and Systems, volume 5904 of Lecture Notes in Computer Science, pages 79-94. Springer Berlin Heidelberg, 2009.
19. J. Svensson, K. Claessen, and M. Sheeran. GPGPU kernel implementation and refinement using Obsidian. Procedia Computer Science, 1(1):2059-2068, 2010. ICCS 2010.
20. TunaCode. CUVIlib. http://www.cuvilib.com.
21. S.-Z. Ueng, M. Lathara, S. Baghsorkhi, and W.-m. Hwu. CUDA-Lite: Reducing GPU Programming Complexity. In Languages and Compilers for Parallel Computing, volume 5335 of Lecture Notes in Computer Science, pages 1-15. Springer Berlin, 2008.
22. M. Wolfe. Implementing the PGI Accelerator model. In Proceedings of the 3rd Workshop on General-Purpose Computation on Graphics Processing Units, GPGPU '10, pages 43-50, USA, 2010. ACM.