GPGPU kernel implementation and refinement using Obsidian

Procedia Computer Science

Volumn 1, Issue 1, 2010, Pages 2065-2074

  Svensson, Joel ^a   Claessen, Koen ^a   Sheeran, Mary ^a  

^a CHALMERS UNIVERSITY OF TECHNOLOGY   (Sweden)

Author keywords

Data parallel; Embedded language; GPUs; Haskell

Indexed keywords

CODES (SYMBOLS); COMPUTER PROGRAMMING LANGUAGES; GRAPHICS PROCESSING UNIT; PARALLEL PROGRAMMING; PROBLEM ORIENTED LANGUAGES; PROGRAM PROCESSORS;

DATA PARALLEL; DATA-PARALLEL PROGRAMMING; DOMAIN SPECIFIC LANGUAGES; EMBEDDED LANGUAGES; GPUS; HASKELL; HIGH LEVEL DESCRIPTION; INCREASED PRODUCTIVITY;

FUNCTIONAL PROGRAMMING;

EID: 78650298274     PISSN: None     EISSN: 18770509     Source Type: Conference Proceeding    
DOI: 10.1016/j.procs.2010.04.231     Document Type: Conference Paper

References (23)

1. NVIDIA, NVIDIA CUDA Programming Guide 2.0 (2008). URL http://developer.download.nvidia.com/compute/cuda/2-0/docs/NVIDIA-CUDA- Programming-Guide-2.0.pdf
2. NVIDIA, Technical brief: Nvidia geforce 8800 gpu architecture overview. URL http://www.nvidia.com/page/8800-tech-briefs.html
3. J. Svensson, M. Sheeran, K. Claessen, Obsidian: A Domain Specific Embedded Language for General-Purpose Parallel Programming of Graphics Processors, in: Proc. of Implementation and Applications of Functional Languages (IFL), Lecture Notes in Computer Science, Springer Verlag, 2009.
4. J. Hughes, Generalising monads to arrows, Sci. Comput. Program. 37 (1-3) (2000) 67-111.
5. J. Svensson, K. Claessen, M. Sheeran, GPGPU Kernel Implementation using an Embedded Language: a Status Report, dept. of Computer Science and Engineering, Chalmers, Tech. Report Number 2010:1 (2010). URL http://www.cse.chalmers.se/~joels/writing/GPGPU-tech.pdf
6. C. Elliott, S. Finne, O. de Moor, Compiling Embedded Languages, Journal of Functional Programming 13 (2).
7. M. Pharr, R. Fernando, GPU Gems 2: Programming Techniques for High-Performance Graphics and General-Purpose Computation, Addison-Wesley Professional, 2005.
8. NVIDIA CUDA Best Practices Guide. URL http://developer.download.nvidia. com/compute/cuda/2-3/toolkit/docs/NVIDIA-CUDA-BestPracticesGuide-2.3.pdf
9. P. Bjesse, K. Claessen, M. Sheeran, S. Singh, Lava: Hardware Design in Haskell, in: International Conference on Functional Programming, ICFP, ACM, 1998, pp. 174-184.
10. H. Nguyen, GPU Gems 3: 3D and General Programming Techniques for GPUs, Addison-Wesley Professional, 2007.
11. E. Sintorn, U. Assarsson, Fast parallel GPU-sorting using a hybrid algorithm, J. Parallel Distrib. Comput. 68 (10) (2008) 1381-1388.
12. N. Satish, M. Harris, M. Garland, Designing efficient sorting algorithms for manycore GPUs, in: Proc. IEEE Int. Symp. on Parallel & Distributed Processing, 2009, pp. 1-10.
13. K. Claessen, M. Sheeran, S. Singh, The design and verification of a sorter core, in: Proc. of Conference on Correct Hardware Design an Verification Methods (CHARME), Lecture Notes in Computer Science, Springer Verlag, 2001.
14. J. Sklansky, Conditional sum addition logic, Trans. IRE EC-9 (2) (1960) 226-230.
15. G. E. Blelloch, Prefix sums and their applications, Tech. Rep. CMU-CS-90-190, School of Computer Science, Carnegie Mellon University (Nov. 1990).
16. M. Harris, S. Sengupta, J. D. Owens, Parallel prefix sum (scan) with cuda, in: H. Nguyen (Ed.), GPU Gems 3, Addison Wesley, 2007.
17. NVIDIA CUDA, http://www.nvidia.com/cuda.
18. I. Buck, T. Foley, D. Horn, J. Sugerman, K. Fatahalian, M. Houston, P. Hanrahan, Brook for GPUs: stream computing on graphics hardware, ACM Trans. Graph. 23 (3) (2004) 777-786.
19. M. D. McCool, Data-parallel programming on the Cell BE and the GPU using the RapidMind Development Platform, presented at the GSPx Multicore Applications Conference (2006).
20. C. Lejdfors, L. Ohlsson, Implementing an embedded GPU language by combining translation and generation, in: SAC '06: Proceedings of the 2006 ACM symposium on Applied computing, ACM, New York, NY, USA, 2006, pp. 1610-1614.
21. S. Lee, M. M. Chakravarty, V. Grover, G. Keller, GPU Kernels as Data-Parallel Array Computations in Haskell, in: Workshop on Exploiting Parallelism using GPUs and other Hardware-Assisted Methods (EPHAM), 2009.
22. C. Elliott, Programming graphics processors functionally, in: Proceedings of the 2004 Haskell Workshop, ACM Press, 2004.
23. D. Tarditi, S. Puri, J. Oglesby, Accelerator: using data parallelism to program GPUs for general-purpose uses, in: Proc. 12th Int. Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS), ACM, 2006, pp. 325-335.