Jitter noise of sampled multitone signals

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 58, Issue 10, 2011, Pages 652-656

  Clara, Martin ^a   Da Dalt, Nicola ^b  

^a Lantiq A GmbH   (Austria)

^b INFINEON TECHNOLOGIES AUSTRIA AG   (Austria)

Author keywords

Jitter; multitone; sampling

Indexed keywords

ANALOG TO DIGITAL CONVERSION; CLOCKS; DIGITAL COMMUNICATION SYSTEMS; DIGITAL TO ANALOG CONVERSION; ELECTRIC SIGNAL SYSTEMS; JITTER; SAMPLING; SPECTRAL DENSITY;

ACCURATE ESTIMATION; ANALYTICAL EXPRESSIONS; BEHAVIORAL SIMULATION; EFFECTIVE RESOLUTIONS; INFORMATION CARRIERS; MIXED-SIGNAL SYSTEMS; MULTITONE; SMALL TIMING ERRORS;

SIGNAL SAMPLING;

EID: 80054855899     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2011.2164153     Document Type: Article

References (7)

1. J. Bingham, "Multicarrier modulation for data transmission: An idea whose time has come," IEEE Commun. Mag., vol. 28, no. 5, pp. 5-14, May 1990. (Pubitemid 20713122)
2. B. Brannon and A. Barlow, Aperture Uncertainty and ADC System Performance. Norwood, MA: Analog Devices, 2006. [Online]. Available: http://www.analog.com
3. N. Da Dalt, M. Harteneck, C. Sandner, and A. Wiesbauer, "Numerical modeling of PLL jitter and the impact of its non-white spectrum on the SNR of sampled signals," in Proc. Southwest Symp. Mixed-Signal Des., 2001, pp. 38-41.
4. A. Hajimiri and T. H. Lee, The Design of Low Noise Oscillators. Norwell, MA: Kluwer, 2003.
5. N. Da Dalt, M. Harteneck, C. Sandner, and A. Wiesbauer, "On the jitter requirements of the sampling clock for analog-to-digital converters," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 49, no. 9, pp. 1354-1360, Sep. 2002.
6. M. Shinagawa, Y. Akazawa, and T. Wakimoto, "Jitter analysis of highspeed sampling systems," IEEE J. Solid-State Circuits, vol. 25, no. 1, pp. 220-224, Feb. 1990.
7. M. Clara,W. Klatzer, B. Seger, A. Di Giandomenico, and L. Gori, "A 1.5 V 200 MS/s 13b 25mWDAC with randomized nested background calibration in 0.13 μm CMOS," in Proc. IEEE Int. Solid-State Circuits Conf., Dig. Tech. Papers, 2007, vol. 50, pp. 250-251.