-
1
-
-
80054002309
-
-
LSA-STM project home page
-
LSA-STM project home page. http://tmware.org/lsastm.
-
-
-
-
3
-
-
33749265506
-
Versioned boxes as the basis for memory transactions
-
DOI 10.1016/j.scico.2006.05.009, PII S0167642306001171, Synchronization and Concurrency in Object-oriented Languages
-
J. Cachopo and A. Rito-Silva. Versioned boxes as the basis for memory transactions. Sci. Comput. Program., 63(2):172-185, 2006. (Pubitemid 44486442)
-
(2006)
Science of Computer Programming
, vol.63
, Issue.2
, pp. 172-185
-
-
Cachopo, J.1
Rito-Silva, A.2
-
4
-
-
63149101502
-
Versioned transactional shared memory for the FénixEDU web application
-
New York, NY, USA, ACM
-
N. Carvalho, J. Cachopo, L. Rodrigues, and A. Rito-Silva. Versioned transactional shared memory for the FénixEDU web application. In WDDDM '08: Proceedings of the 2nd workshop on Dependable distributed data management, pages 15-18, New York, NY, USA, 2008. ACM.
-
(2008)
WDDDM '08: Proceedings of the 2nd workshop on Dependable distributed data management
, pp. 15-18
-
-
Carvalho, N.1
Cachopo, J.2
Rodrigues, L.3
Rito-Silva, A.4
-
6
-
-
33845185999
-
Transactional locking II
-
Distributed Computing - 20th International Symposium, DISC 2006, Proceedings
-
D. Dice, O. Shalev, and N. Shavit. Transactional locking II. In DISC '06: Proc. 20th International Symposium on Distributed Computing, pages 194-208, sep 2006. Springer-Verlag Lecture Notes in Computer Science volume 4167. (Pubitemid 44849711)
-
(2006)
Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
, vol.4167
, pp. 194-208
-
-
Dice, D.1
Shalev, O.2
Shavit, N.3
-
7
-
-
34748904216
-
Efficient software transactional memory
-
Intel Research Cambridge Tech Report Jan
-
R. Ennals. Efficient software transactional memory. Technical Report IRC-TR-05-051, Intel Research Cambridge Tech Report, Jan 2005.
-
(2005)
Technical Report IRC-TR-05-051
-
-
Ennals, R.1
-
9
-
-
34249721556
-
Concurrent programming without locks
-
K. Fraser and T. Harris. Concurrent programming without locks. ACM Trans. Comput. Syst., 25(2):5, 2007.
-
(2007)
ACM Trans. Comput. Syst.
, vol.25
, Issue.2
, pp. 5
-
-
Fraser, K.1
Harris, T.2
-
10
-
-
34548036715
-
STMBench7: A benchmark for software transactional memory
-
DOI 10.1145/1272996.1273029, Operating Systems Review - Proceedings of the 2007 EuroSys Conference
-
R. Guerraoui, M. Kapalka, and J. Vitek. Stmbench7: A benchmark for software transactional memory. In EuroSys '07: Proceedings of the 2nd ACM SIGOPS/EuroSys European Conference on Computer Systems 2007, pages 315-324, New York, NY, USA, 2007. ACM. (Pubitemid 47281592)
-
(2007)
Operating Systems Review (ACM)
, pp. 315-324
-
-
Guerraoui, R.1
Kapalka, M.2
Vitek, J.3
-
14
-
-
17044378871
-
The Java memory model
-
New York, NY, USA, ACM
-
J. Manson, W. Pugh, and S. V. Adve. The Java memory model. In POPL '05: Proceedings of the 32nd ACM SIGPLAN-SIGACT symposium on Principles of programming languages, pages 378-391, New York, NY, USA, 2005. ACM.
-
(2005)
POPL '05: Proceedings of the 32nd ACM SIGPLAN-SIGACT symposium on Principles of programming languages
, pp. 378-391
-
-
Manson, J.1
Pugh, W.2
Adve, S.V.3
-
15
-
-
79959383465
-
Toward high performance nonblocking software transactional memory
-
New York, NY, USA, ACM
-
V. J. Marathe and M. Moir. Toward high performance nonblocking software transactional memory. In PPoPP '08: Proceedings of the 13th ACM SIGPLAN Symposium on Principles and practice of parallel programming, pages 227-236, New York, NY, USA, 2008. ACM.
-
(2008)
PPoPP '08: Proceedings of the 13th ACM SIGPLAN Symposium on Principles and practice of parallel programming
, pp. 227-236
-
-
Marathe, V.J.1
Moir, M.2
-
17
-
-
33845233298
-
A lazy snapshot algorithm with eager validation
-
Distributed Computing - 20th International Symposium, DISC 2006, Proceedings
-
T. Riegel, P. Felber, and C. Fetzer. A lazy snapshot algorithm with eager validation. In Proceedings of the 20th International Symposium on Distributed Computing, DISC 2006, volume 4167 of Lecture Notes in Computer Science, pages 284-298. Springer, Sep 2006. ISBN 3- 540-44624-9. (Pubitemid 44849717)
-
(2006)
Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
, vol.4167
, pp. 284-298
-
-
Riegel, T.1
Felber, P.2
Fetzer, C.3
-
18
-
-
33751032129
-
McRT-STM: A high performance software transactional memory system for a multi-core runtime
-
Proceedings of the 2006 ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPOPP'06
-
B. Saha, A.-R. Adl-Tabatabai, R. L. Hudson, C. C. Minh, and B. Hertzberg. McRT-STM: A high performance software transactional memory system for a multi-core runtime. In Proceedings of the 11th Symposium on Principles and Practice of Parallel Programming, pages 187-197. ACM Press, 2006. (Pubitemid 44758689)
-
(2006)
Proceedings of the ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPOPP
, vol.2006
, pp. 187-197
-
-
Saha, B.1
Adl-Tabatabai, A.-R.2
Hudson, R.L.3
Chi, C.M.4
Hertzberg, B.5
|