Improving power efficiency of dense linear algebra algorithms on multi-core processors via slack control

Proceedings of the 2011 International Conference on High Performance Computing and Simulation, HPCS 2011

Volumn , Issue , 2011, Pages 463-470

  Alonso, Pedro ^a   Dolz, Manuel F ^b   Mayo, Rafael ^b   Quintana Ortí, Enrique S ^b  

^a UNIVERSITAT POLITÈCNICA DE VALÈNCIA   (Spain)

^b UNIVERSITAT JAUME I   (Spain)

Author keywords

Dense linear algebra; DVFS; multi core processors; power consumption; scheduling

Indexed keywords

CHOLESKY; COMPUTATIONAL PERFORMANCE; CURRENT TECHNOLOGY; DENSE LINEAR ALGEBRA; DVFS; DYNAMIC FREQUENCY; ENERGY AWARE; ENERGY GAIN; IMPROVING POWER; MULTI-CORE PROCESSOR; MULTI-CORE PROCESSORS; MULTICORE ARCHITECTURES; PERFORMANCE BENEFITS; QR FACTORIZATIONS; REDUCTION ALGORITHMS; VOLTAGE-SCALING;

COMPUTER SOFTWARE SELECTION AND EVALUATION; ELECTRIC POWER UTILIZATION; ENERGY UTILIZATION; LEARNING ALGORITHMS; LINEAR ALGEBRA; MICROPROCESSOR CHIPS; SCHEDULING;

COMPUTATIONAL EFFICIENCY;

EID: 80053013245     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCSim.2011.5999861     Document Type: Conference Paper

References (28)

1. J. Dongarra, P. Beckman, T. Moore, P. Aerts, G. Aloisio, J.C. Andre, D. Barkai, J.Y. Berthou, T. Boku, B. Braunschweig, et al, "The international exascale software project roadmap," International Journal of High Performance Computing Applications, Vol. 25, No. 1, pp. 3, 2011.
2. M. Duranton et al, "The HiPEAC vision 2010," HIPEAC [website], Feb 6, 2011, Available: http://www.hipeac.net/roadmap.
3. Wu-chun Feng, X. Feng, and R. Ce, "Green supercomputing comes of age," IT Professional, Vol. 10, No. 1, pp. 17-23, 2008.
4. S. Albers, "Energy-efficient algorithms," Commun. ACM, Vol. 53, pp. 86-96, 2010.
5. "Cilk project home page," Supertech MIT [website], Feb 6, 2011, Available: http://supertech.csail.mit.edu/cilk/.
6. R.M. Badia, "SMP superscalar project home page," Barcelona Supercomputing Center, Feb 6, 2011, Available: http://www.bsc.es/plantillaG.php? cat-id=385.
7. StarPU developers, "StarPU project home page," INRIA, Feb 6, 2011, Available: http://runtime.bordeaux.inria.fr/StarPU/.
8. F.G. Van Zee, "libflame: The Complete Reference," Feb 6, 2011, Available: www.lulu.com.
9. rd ed., Society for Industrial and Applied Mathematics Philadelphia, PA, USA, 1999.
10. ICL Team, "PLASMA project home page," Feb 6, 2011, Available: http://icl.cs.utk.edu/plasma/.
11. M. Etinski, J. Corbalán, J. Labarta, and M. Valero, "Utilization driven power-aware parallel job scheduling," Computer Science - R&D, Vol. 25, No. 3-4, pp. 207-216, 2010.
12. F. Yao, A. Demers, and S. Shenker, "A scheduling model for reduced cpu energy," 36th Annual Symposium on Foundations of Computer Science, FOCS'95, Washington, DC, USA, 1995.
13. A. Manzak and C. Chakrabarti, "Variable voltage task scheduling for minimizing energy or minimizing power," Acoustics, Speech, and Signal Processing, Washington, DC, USA, 2000.
14. F. Gruian and K. Kuchcinski, "Lenes: task scheduling for low-energy systems using variable supply voltage processors," 2001 Asia and South Pacific Design Automation Conference, New York, NY, USA, 2001.
15. S.M. Martin, K. Flautner, T. Mudge, and D. Blaauw, "Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads," 2002 IEEE/ACM international conference on Computer-aided design, New York, NY, USA, 2002.
16. Y. Zhang, X.S. Hu, and D.Z. Chen, "Task scheduling and voltage selection for energy minimization," 39th annual Design Automation Conference, New York, NY, USA, 2002.
17. Y. Robert, M. Parashar, R. Badrinath, and V.K. Prasanna, editors, "High Performance Computing - HiPC 2006," 13th International Conference, Bangalore, India, 2006.
18. Y.C. Lee and A.Y. Zomaya, "Minimizing energy consumption for precedence-constrained applications using dynamic voltage scaling," Proceedings of the 2009 9th IEEE/ACM International Symposium on Cluster Computing and the Grid, Vol 0, pp. 92-99, 2009.
19. H. Kimura, M. Sato, Y. Hotta, T. Boku, and D. Takahashi, "Empirical study on reducing energy of parallel programs using slack reclamation by DVFS in a power-scalable high performance cluster," IEEE International Conference on Cluster Computing, pp. 1-10, 2007.
20. V. Shekar and B. Izadi, "Energy aware scheduling for DAG structured applications on heterogeneous and DVS enabled processors," International Conference on Green Computing, pp. 495-502, 2010.
21. D. King, I. Ahmad, and H.F. Sheikh, "Stretch and compress based re-scheduling techniques for minimizing the execution times of DAGs on multi-core processors under energy constraints," International Conference on Green Computing, pp. 49-60, 2010.
22. K. Palli, "Scheduling dags for minimum finish time and power consumption on heterogeneous processors," Master's thesis, Albers University, Albers, AL, 2005.
23. st ed., McGraw-Hill, New York 1965.
24. G. Quintana-Ortí, E.S. Quintana-Ortí, R.A. van de Geijn, F.G. Van Zee, and E. Chan. Programming matrix algorithms-by-blocks for thread-level parallelism. ACM Transactions on Mathematical Software, Vol. 36, No. 3, pp. 14:1-14:26, 2009.
25. R. Li and H.C. Huang, "List scheduling for jobs with arbitrary release times and similar lengths," Journal of scheduling, Vol. 10, No. 6, pp. 365-373, 2007.
26. A. Mtibaa, B. Ouni, and M. Abid, "An efficient list scheduling algorithm for time placement problem," Computers & Electrical Engineering, Vol. 33, No. 4, pp. 285-298, 2007.
27. B.C. Gunter and R.A. van de Geijn, "Parallel out-of-core computation and updating the QR factorization," ACM Transactions on Mathematical Software, Vol. 31, No. 1, pp. 60-78, 2005.
28. V. Pallipadi, "Enhanced Intel speedstep technology and demand-based switching on Linux," Intel Developer Service [wesite], Available: http://software.intel.com/en-us/articles/enhanced-intel-speedstepr-technology- and-demand-based-switching-on-linux/.