New sub-20nm transistors - Why and how

Proceedings - Design Automation Conference

Volumn , Issue , 2011, Pages 460-463

  Hu, Chenming ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

ETSOI; FDSOI; FinFET; Low power; MOSFET; non planar; Scaling; Transistor; Tri gate; UTB SOI

Indexed keywords

ETSOI; FDSOI; FINFET; LOW POWER; MOS-FET; NON-PLANAR; SCALING; TRIGATE; UTB-SOI;

COMPUTER AIDED DESIGN; INTEGRATED CIRCUITS; TRANSISTORS;

MOSFET DEVICES;

EID: 80052669264     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (14)

1. C. Hu, Modern Semiconductor Devices for Integrated Circuits, Pearson Prentice Hall, 2010, Ch. 7.
2. Z. Liu et al. IEEE Transaction on Electron Devices pp. 86-95, Jan. 1993.
3. X. Huang et al., IEDM Technical Digest, p. 67, 1999.
4. F-L. Yang, et al VLSI Tech. Symp., p. 196, 2004.
5. Z. Guo et al., International Symp. Low Power Electronics and Design, August 2005.
6. C. H. Wann et al., IEEE Trans. on Eletcron Dev., p. 1742, 1996.
7. Y-K. Choi et al., IEEE Electron Device Letters, p. 254, 2000.
8. Y-K. Choi et al VLSI Tech. Symposium, p. 19, 2001.
9. K. Cheng et al, IEDM, 2009.
10. Y-K. Choi, 59th Device Research Conf. p. 25, 2001.
11. J. Park et al., 9th International Conference on Solid-State and Integrated-Circuit Technology, p. 53, 2008.
12. M. Dunga et al., VLSI tech. Symposium, p. 60, 2007.
13. D. Lu et al., IEDM, p.565, 2007.
14. S.Yao et al., International Conference on Microelectronic Test Structures (ICMTS), p. 79, March 2010.