|
Volumn 17, Issue 1 PART 1, 2008, Pages
|
System-level verification of multi-core embedded systems using timed-automata
a a a
a
NONE
|
Author keywords
Large scale complex systems
|
Indexed keywords
APPLICATION LAYERS;
APPLICATION MAPPING;
CROSS-LAYER;
DESIGN PROCESS;
HARD REAL-TIME;
LARGE SCALE COMPLEX SYSTEMS;
MEMORY UTILIZATION;
MODELLING FRAMEWORK;
MULTI CORE;
POWER CONSUMPTION;
REALTIME MULTIMEDIA;
RESOURCE-CONSTRAINED;
SAFETY-CRITICAL;
SCHEDULABILITY;
SYSTEM LEVELS;
LARGE SCALE SYSTEMS;
MAPPING;
MULTIMEDIA SYSTEMS;
TRANSLATION (LANGUAGES);
EMBEDDED SYSTEMS;
|
EID: 79961020258
PISSN: 14746670
EISSN: None
Source Type: Conference Proceeding
DOI: 10.3182/20080706-5-KR-1001.3370 Document Type: Conference Paper |
Times cited : (4)
|
References (13)
|