The integrate-and-fire sampler: A special type of asynchronous ∑-δ Modulator

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2011, Pages 2031-2034

  Singh Alvarado, Alexander ^a   Rastogi, Manu ^a   Harris, John G ^a   Principe, Jose C ^a  

^a University of Florida   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DATA RATES; INTEGRATE AND FIRES; NEURAL RECORDINGS; RECOVERY ALGORITHMS; REGIONS OF INTEREST; TIME ENCODING;

ENCODING (SYMBOLS); LOW PASS FILTERS;

ASYNCHRONOUS SEQUENTIAL LOGIC;

EID: 79960865446     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2011.5937995     Document Type: Conference Paper

References (24)

1. E. J. Candes, J. Romberg, and T. Tao, "Robust uncertainty principles: exact signal reconstruction from highly incomplete frequency information," IEEE Transactions on Information Theory, vol. 52, no. 2, pp. 489-509, February 2006.
2. M. Vetterli, P. Marziliano, and T. Blu, "Sampling signals with finite rate of innovation," IEEE Transactions on Signal Processing, vol. 50, no. 6, pp. 1417-1428, 2002.
3. H. Inose, T. Aoki, and K. Watanabe, "Asynchronous delta-modulation system," Electronics Letters, vol. 2, no. 3, pp. 95-96, mar. 1966.
4. M. R. Saeed Mian Qaisar, Laurent Fesquet, "Adaptive rate sampling and filtering based on level crossing sampling," EURASIP Journal on Advances in Signal Processing, vol. 2009, p. 12, mar. 2009.
5. I. Bilinskis, Digital Alias-free Signal Processing. New York, NY, USA: John Wiley & Sons, Inc., 2007.
6. R. Bashirullah, J. Harris, J. Sanchez, T. Nishida, and J. Principe, "Florida wireless implantable recording electrodes (fwire) for brain machine interfaces," Circuits and Systems, 2007. ISCAS 2007. IEEE International Symposium on, pp. 2084-2087, may. 2007.
7. H. Inose, Y. Yasuda, and J. Murakami, "A telemetering system by code modulation delta-sigma modulation," Space Electronics and Telemetry, IRE Transactions on, vol. SET-8, no. 3, pp. 204-209, sep. 1962.
8. E. Roza, "Analog-to-digital conversion via duty-cycle modulation," Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on, vol. 44, no. 11, pp. 907-914, nov. 1997.
9. S. Ouzounov, E. Roza, J. Hegt, G. van der Weide, and A. van Roermund, "Analysis and design of high-performance asynchronous sigma-delta modulators with a binary quantizer," Solid-State Circuits, IEEE Journal of, vol. 41, no. 3, pp. 588-596, mar. 2006.
10. S. Ouzounov, H. Hegt, and A. van Roermund, "Sigma-delta modulators operating at a limit cycle," Circuits and Systems II: Express Briefs, IEEE Transactions on, vol. 53, no. 5, pp. 399-403, may. 2006.
11. W. Gerstner and W. Kistler, "Spiking neuron models: An introduction," Cambridge University Press, 2002.
12. A. A. Lazar, "Time encoding with an integrate-and-fire neuron with a refractory period," Neurocomputing, vol. 58-60, pp. 53-58, June 2004.
13. D. Wei and J. Harris, "Signal reconstruction from spiking neuron models," Circuits and Systems, 2004. ISCAS '04. Proceedings of the 2004 International Symposium on, vol. 5, pp. V-353-V-356 Vol.5, may. 2004.
14. A. Alvarado, J. Principe, and J. Harris, "Stimulus reconstruction from the biphasic integrate-and-fire sampler," in Neural Engineering. 4th International IEEE/EMBS Conference on, may 2009, pp. 415-418.
15. E. Roza, "Poly-phase sigma-delta modulation," Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on, vol. 44, no. 11, pp. 915-923, nov. 1997.
16. P. Jespers, Integrated Converters: D to A and A to D Architectures, Analysis and Simulation. USA: Oxford University Press, 2001.
17. T.-T. Nguyen, "Deterministic analysis of oversampled a/d conversion and σδ modulation, and decoding improvements using consistent estimates," Ph.D. dissertation, Columbia University, 1993.
18. A. Lazar and L. Toth, "Time encoding and perfect recovery of bandlimited signals," Acoustics, Speech, and Signal Processing, 2003. Proceedings. (ICASSP '03). 2003 IEEE International Conference on, vol. 6, pp. VI-709-12 vol.6, apr. 2003.
19. D. Wei, V. Garg, and J. Harris, "An asynchronous delta-sigma converter implementation," Circuits and Systems, 2006. ISCAS 2006. Proceedings. 2006 IEEE International Symposium on, p. 4 pp., 2006.
20. D. Kolscielnik and M. Milskowicz, "Asynchronous sigma-delta analog-to digital converter based on the charge pump integrator," Analog Integr. Circuits Signal Process., vol. 55, no. 3, pp. 223-238, 2008.
21. M. Rastogi, V. Garg, and J. G. Harris, "Low power integrate and fire circuit for data conversion," in 2009 IEEE International Symposium on Circuits and Systems. IEEE, 2009, pp. 2669-2672.
22. H. Feichtinger, J. C. Principe, J. Romero, A. S. Alvarado, and G. Velasco, "Approximate reconstruction of bandlimited functions for the integrate and fire sampler," Advances in computational mathematics, 2010, [Accepted].
23. M. Rastogi, A. S. Alvarado, J. G. Harris, and J. C. Principe, "Integrate and Fire Circuit as an ADC replacement," in 2011 IEEE International Symposium on Circuits and Systems. IEEE, 2011, [Accepted].
24. J. C. Sanchez and J. C. Principe, Brain-Machine Interface Engineering. New York: Morgan and Claypool, 2007.