Power and data for a wireless implanted neural recording system

2011 5th International IEEE/EMBS Conference on Neural Engineering, NER 2011

Volumn , Issue , 2011, Pages 507-510

  Rush, Alexander ^a   Troyk, Philip R ^a  

^a ILLINOIS INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CLASS E; DATA CHANNELS; INTEGER-N; NEURAL RECORDINGS; POWER LINKS; SELF-BIASING TECHNIQUE; TWO WAY COMMUNICATIONS;

NEUROPHYSIOLOGY; RECORDING INSTRUMENTS;

NEURAL NETWORKS;

EID: 79960362367     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/NER.2011.5910597     Document Type: Conference Paper

References (8)

1. M. C. Hae, Z. Yang, M. Yuce, L. Hoang, and W. Liu, "A 128-Channel 6 mW Wireless Neural Recording IC With Spike Feature Extraction and UWB Transmitter", IEEE Transactions on Neural Systems and Rehabilitation Engineering, vol. 17, no. 4, pp. 312-321, Aug., 2009.
2. R. Harrison, R. Kier, C. Chestek, V. Gilja, P. Nuyujukian, S. Ryu, B. Greger, F. Solzbacher, and K. Shenoy, "Wireless Neural Recording With Single Low-Power Integrated Circuit", IEEE Transactions on Neural Systems and Rehabilitation Engineering, vol. 17, no. 4, pp. 322-328, Aug. 2009.
3. B. Razavi, Design of Analog CMOS Integrated Circuits. New York: McGraw-Hill, Inc., 2001.
4. nd Edition. Cambridge, U. K.: Cambridge Univ. Press, 2004.
5. J. Maneatis, "Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques", IEEE Journal of Solid-State Circuits, vol. 31, no. 11, pp. 1723-1732, Nov. 1996.
6. th Annual Conference of the IEEE EMBS, pp. 3376-3379.
7. B. Razavi, K. Lee, R. Yan, "Design of High-Speed, Low-Power Frequency Dividers and Phase-Locked Loops in Deep Submicron CMOS", IEEE Journal of Solid-State Circuits, vol. 30, no. 2, pp. 101-109, Feb. 1995.
8. H. Nazarian, "Zero Power Start-Up Circuit for Self-Bias Circuit", U. S. Patent 7, 583, 070, Sep. 1, 2009.