Bandwidth/fault tolerance/contention aware application-specific NoC using PSO as a mapping generator

WCE 2010 - World Congress on Engineering 2010

Volumn 1, Issue , 2010, Pages 247-252

  Fekr, Atena Roshan ^a   Khademzadeh, Ahmad ^b   Janidarmian, Majid ^a   Bokharaei, Vahhab Samadi ^c  

^a ISLAMIC AZAD UNIVERSITY   (Iran)

^b IRAN TELECOMMUNICATION RESEARCH CENTER   (Iran)

^c SHAHID BEHESHTI UNIVERSITY   (Iran)

Author keywords

Communication cost; Contention factor; Mapping; Network on Chip; Particle swarm optimization; Robustness index

Indexed keywords

COMMUNICATION COST; CONTENTION FACTOR; NETWORK-ON-CHIP; PARTICLE SWARM; ROBUSTNESS INDEX;

ALGORITHMS; COMMUNICATION; CONFORMAL MAPPING; COST FUNCTIONS; COSTS; ENERGY UTILIZATION; FUNCTION EVALUATION; SERVERS; VLSI CIRCUITS;

PARTICLE SWARM OPTIMIZATION (PSO);

EID: 79959831243     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (9)

1. W. Shen, C. Chao, Y. Lien, A. Wu," A NEW BINOMIAL MAPPING AND OPTIMIZATION ALGORITHM FOR REDUCED-COMPLEXITY MESH-BASED ON-CHIP NETWORK,", Networks-on-Chip, NOCS 2007, pp.317-322, 7-9 May 2007.
2. M. Janidarmian, A. Khademzadeh, M. Tavanpour, "Onyx: A new heuristic bandwidth-constrained mapping of cores onto tile based Network on Chip", IEICE Electron. Express, Vol. 6, No. 1, pp. 1-7, January 2009.
3. Zhihua CUI, Xingjuan CAI, Jianchao ZENG," choatic performance-dependant particle swarm optimazation" International Journal of Innovative Computing, Information and Control (IJICIC), Vol. 5, No. 4, pp. 951-960, April 2009.
4. Rafael Tornero, Valentino Sterrantino, Maurizio Palesi ,Juan M. Orduna," A Multi-objective Strategy for Concurrent Mapping and Routing in Networks on Chip" Proceedings of the 2009 IEEE International Symposium on Parallel&Distributed Processing",pp. 1-8, 2009.
5. W. J. Dally and B. Towles, Principle and Practice of Interconnection Network. San Francisco, CA : Morgan Kaufmann, 2004.
6. C. J. Glass L. M. Ni, "The turn model for adaptive routing," Journal of the Association for Computing Machinery, vol. 41, no. 5, pp. 874-902, Sep. 1994.
7. M. Palesi, G. Longo, S. Signorino, R. Holsmark, S. Kumar, V. Catania, "Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms", Networks-on-Chip, NoCS 2008. Second ACM/IEEE International Symposium on, pp. 97-106, April 2008.
8. M. Palesi, R.Holsmark, S.Kumar, "a methodology for design of application specific deadlock-free routing algorithms for NoC systems", Hardware/Software Codesign and System Synthesis, CODES+ISSS '06. Proceedings of the 4th International Conference,pp. 142-147, Oct. 2006.
9. C. Chou, R. Marculescu," Contention-aware application mapping for Network-on-Chip communication architectures" Computer Design, 2008. ICCD 2008. IEEE International Conference on,pp 164-169, 19 January 2009.