Reconfigurable trusted computing in hardware

Proceedings of the ACM Conference on Computer and Communications Security

Volumn , Issue , 2007, Pages 15-20

  Eisenbarth, Thomas ^a   Güneysu, Tim ^a   Paar, Christof ^a   Sadeghi, Ahmad Reza ^a   Schellekens, Dries ^b   Wolf, Marko ^a  

^a RUHR UNIVERSITY BOCHUM   (Germany)

^b UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

Field programmable gate array (FPGA); Trusted computing; Trusted Platform Module (TPM)

Indexed keywords

EMBEDDED SYSTEMS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); INTEGRATED CIRCUIT DESIGN; RECONFIGURABLE ARCHITECTURES; RECONFIGURABLE HARDWARE; SENSITIVE DATA; SPECIFICATIONS; TRUSTED COMPUTING;

COMPUTING PLATFORM; EMBEDDED-SYSTEM; EMERGING TECHNOLOGIES; FIELD PROGRAMMABLE GATE ARRAY; FIELD PROGRAMMABLES; MONOLITHICS; PROGRAMMABLE GATE ARRAY; RECONFIGURABLE; TRUSTED COMPUTING GROUPS; TRUSTED PLATFORM MODULE;

HARDWARE SECURITY;

EID: 79959557051     PISSN: 15437221     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1314354.1314360     Document Type: Conference Paper

References (26)

1. ACTEL CORPORATION. IGLOO and ProASIC Flash-based FPGAs. www.actel.com/products/.
2. ALTERA. Stratix II and Stratix II GX FPGAs. www.altera.com/products/ devices/.
3. ALVES, T., AND FELTON, D. TrustZone: Integrated Hardware and Software Security. In ARM Inc. White Paper (2004).
4. BELLARE, M., AND NAMPREMPRE, C. Authenticated encryption: Relations among notions and analysis of the generic composition paradigm. In ASIAGRYPT (2000).
5. Bo, Z., HUANGUO, Z., AND Rui, H. A New Approach of TPM Construction Based on J2810. In WUJNS (2007).
6. BRIZEK, J., KHAN, M., SEIFERT, J.-P., AND WHEELER, D. A Platform-level Trust-Architecture for Hand-held Devices. In CRASH (2005).
7. CANNIÈRE, C. D., AND RECHBERGER, C. Finding SHA-1 characteristics. In ASIAGRYPT (2006).
8. COMMON CRITERIA PROJECT. Common Criteria and Common Evaluation Methodology Version 3.1. www.commoncriteriaportal.org.
9. DE VRIES, A., AND MA, Y. A Logical Approach to NVM Integration in SOC Design. EDN 2 (2007).
10. DRIMER, S. Authentication of FPGA bitstreams: Why and how. In International Workshop on Applied Reconfigurable Computing (2007).
11. FRY, J., AND LANGHAMMER, M. RSA & Public Key Cryptography in FPGAs. Tech. rep., Altera Corporation, 2005.
12. GUAJARDO, J., KUMAR, S., SCHRIJEN, G.-J., AND TUYLS, P. FPGA intrinsic PUFs and their use for IP protection. In CHES (2007).
13. HELION. SHA-1 Cores. www.hellontech.com.
14. KOHLBRENNER, P., AND GAJ, K. An embedded true random number generator for FPGAs. In FPGA (2004).
15. KÜHN, U., KURSAWE, K., LUCKS, S., SADEGHI, A.-R., AND STUBLE, C. Secure data management in trusted computing. In CHES (2005).
16. KURSAWE, K., SCHELLEKENS, D., AND PRENEEL, B. Analyzing trusted platform communication. In CRASH (2005).
17. LAI, X., AND MASSEY, J. L. Hash function based on block ciphers. In EUROGRYPT (1992).
18. LILIAN BOSSUET, GUY GOGNIAT, W. B. Dynamically configurable Security for SRAM FPGA Bitstreams. International Journal of Embedded Systems 2, (2006).
19. MICROSOFT CORPORATION. Bitlocker drive encryption: Technical overview, April 2006. www.microsoft.com/technet/windowsvista/security/bittech.mspx.
20. NATIONAL INSTITUTE OF STANDARDS AND TECHNOLOGY (NIST). Recommendation for block cipher modes of operation - the CMAC mode for authentication. NIST Special Publication SP 800-38B, 2005.
21. SAILER, R., ZHANG, X., JAEGER, T., AND VAN DOORN, L. Design and Implementation of a TCG-based Integrity Measurement Architecture. In USENIX Security Symposium (2004).
22. SAMYDE, D., SKOROBOGATOV, S., ANDERSON, R., AND QUISQUATER, J.-J. On a new way to read data from memory. Proceedings of IEEE Security in Storage Workshop (2002).
23. SIMPSON, E., AND SCHAUMONT, P. Offline hardware/software authentication for reconfigurable platforms. In CHES (2006).
24. THE TRUSTED COMPUTING GROUP (TCG). www.trustedcomputinggroup.org.
25. XILINX. Spartan-3 and Virtex FPGAs. www.xilinx.com/products/silicon- solutions/.
26. ZAMBRENO, J., HONBO, D., CHOUDHARY, A., SIMHA, R., AND NARAHAR, B. High-performance software protection using reconfigurable architectures. IEEE 94 (2006).