Massive parallel LDPC decoding on GPU

Proceedings of the ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPOPP

Volumn , Issue , 2008, Pages 83-90

  Falcão, Gabriel ^a   Sousa, Leonel ^b   Silva, Vitor ^a  

^a UNIVERSITY OF COIMBRA   (Portugal)

^b INESC ID   (Portugal)

Author keywords

Computer unified device architecture; CUDA; Graphics processing unit; LDPC; LowDensity parity check codes; Parallel processing

Indexed keywords

BLOCK CODES; COMPUTER GRAPHICS; COMPUTER GRAPHICS EQUIPMENT; DECODING; FORWARD ERROR CORRECTION; IMAGE CODING; PARALLEL PROGRAMMING; PROGRAM PROCESSORS;

COMPUTER UNIFIED DEVICE ARCHITECTURES; CUDA; LDPC; LOW-DENSITY PARITY-CHECK (LDPC) CODES; PARALLEL PROCESSING;

GRAPHICS PROCESSING UNIT;

EID: 79959450830     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1345206.1345221     Document Type: Conference Paper

References (23)

1. R. G. Gallager. Low-density parity-check codes. IRE Transactions on Information Theory, 8(1): 21-28, January 1962.
2. D. J. C. Mackay and R. M. Neal. Near Shannon limit performance of low density parity check codes. IEE Electronics Letters, 32(18): 1645-1646, August 1996.
3. T. Zhang and K. Parhi. Joint (3, k)-regular LDPC code and decoder/encoder design. IEEE Transactions on Signal Processing, 52(4): 1065-1079, April 2004.
4. F. Kienle, T. Brack, and N. Wehn. A Synthesizable IP Core for DVBS2 LDPC Code Decoding. In Design, Automation and Test in Europe (DATE'05), pages 100-105, Munich, Germany, 2005.
5. J. Dielissen, A. Hekstra, and V. Berg. Low cost LDPC decoder for DVB-S2. In Design, Automation and Test in Europe: Designers ' forum (DATE'06), pages 1-6, Munich, Germany, March 2006.
6. G. Falcão, M. Gomes, J. Gonçalves, P. Faia, and V. Silva. HDL library of processing units for an automatic LDPC decoder design. In IEEE PhD. Research in Microelectronics and Electronics (PRIME), pages 349-352, Italy, June 2006.
7. M. Gomes, G. Falcão, V. Silva, V. Ferreira, A. Sengo, and M. Falcão. Flexible Parallel Architecture for DVB-S2 LDPC Decoders. In IEEE Globecom 2007, November 2007.
8. Digital video broadcasting (DVB); second generation framing structure, channel coding and modulation systems for broadcasting, interactive services, news gathering and other broad-band satellite applications. EN 302 307 V1. 1.1, European Telecommunications Standards Institute (ETSI), 2005.
9. R. Tanner. A recursive approach to low complexity codes. IEEE Transactions on Information Theory, IT-27(5): 533-547, September 1981.
10. URL- http://www.nvidia.com/page/geforce-8800.html.
11. J. D. Owens, D. Luebke, N. Govindaraju, M. Harris, J. Kruger, A. E. Lefohn, and T. J. Purcell. A survey of general-purpose computation on graphics hardware. Computer Graphics Forum, 26(1): 80-113, March 2007.
12. I. Buck, T. Foley, D. Horn, J. Sugerman, K. Fatahalian, M. Houston, and P. Hanrahan. Brook for GPUs: stream computing on graphics hardware. ACM Trans. Graph., 23(3): 777-786, May 2004.
13. Ka-Ling Fok, Tien-Tsin Wong, and Man-Leung Wong. Evolutionary Computing on Consumer Graphics Hardware. IEEE Intelligent Systems, 22(2): 69-78, March/April 2007.
14. Guobin Shen, Guang-Ping Gao, Shipeng Li, Heung-Yeung Shum, and Ya-Qin Zhang. Accelerate Video Decoding With Generic GPU. IEEE Transactions on Circuits and Systems for Video Technology, 15(5): 685-693, May 2005.
15. Jeff Bolz, Ian Farmer, Eitan Grinspun, and Peter Schroder. Sparse Matrix Solvers on the GPU: Conjugate Gradients and Multigrid. ACM Transactions on Graphics, 22(3): 917-924, July 2003.
16. Manuel Ujaldon and Joel Saltz. The GPU on irregular computing: Performance issues and contributions. In Ninth International Conference on Computer Aided Design and Computer Graphics (CAD/CG 2005), December 2005.
17. Alan Brunton, Chang Shu, and Gerhard Roth. Belief Propagation on the GPU for Stereo Vision. In The 3rd Canadian Conference on Computer Robot Vision, pages 76-82, June 2006.
18. N. Goodnight, R. Wang, and G. Humphreys. Computation on Programmable Graphics Hardware. IEEE Computer Graphics and Applications, 25(5): 12-15, September/October 2005.
19. URL- http://developer.nvidia.com/object/cuda.html.
20. Li Ping and W.K. Leung. Decoding Low Density Parity Check Codes with Finite Quantization Bits. IEEE Communications Letters, 4(2): 62-64, February 2000.
21. S. Lin and D. J. Costello. Error Control Coding. Prentice Hall, second edition, 2004.
22. S. Yamagiwa and L. Sousa. Caravela: A Novel Stream-Based Distributed Computing Environment. IEEE Computer, 40(5): 76-83, May 2007.
23. G. Falcão, V. Silva, M. Gomes, and L. Sousa. Edge Stream Oriented LDPC Decoding. In 16th Euromicro International Conference on Parallel, Distributed and network-based Processing (PDP), France, February 2008.