Design for low-power, low-cost, and high-reliability precomputation-based content-addressable memory

IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS

Volumn 2, Issue , 2002, Pages 319-324

  Lin, C S ^a   Chang, J C ^a   Liu, B D ^a  

^a NATIONAL CHENG KUNG UNIVERSITY   (Taiwan)

Author keywords

Associative memory; CADCAM; Circuit synthesis; CMOS process; Computer aided manufacturing; Energy consumption; MOS devices; Reliability; Very large scale integration; Voltage

Indexed keywords

ASSOCIATIVE PROCESSING; CMOS INTEGRATED CIRCUITS; COMPUTER AIDED MANUFACTURING; DESIGN; ELECTRIC POTENTIAL; ELECTRIC POWER UTILIZATION; ENERGY UTILIZATION; INTEGRATED CIRCUIT DESIGN; INTEGRATED CIRCUIT MANUFACTURE; MEMORY ARCHITECTURE; MOS DEVICES; RELIABILITY; VLSI CIRCUITS;

ASSOCIATIVE MEMORY; CADCAM; CIRCUIT SYNTHESIS; CMOS PROCESSS; HIGH RELIABILITY; OPERATING VOLTAGE; SYSTEM RELIABILITY; VLSI ARCHITECTURES;

ASSOCIATIVE STORAGE;

EID: 79959267812     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/APCCAS.2002.1115248     Document Type: Conference Paper

References (9)

1. T. Ogura, M. Nakanishi, T. Baba, Y. Nakabayshi, and R. Kasai, "A 336-k-bit content-addressable memory for highly parallel image processing," in Proc. IEEE 1996 Custom Integrated Circuits Conf., 1996, pp. 13.4.1-13.4.4.
2. M. Motomura, J. Toyoura, K. Hirata, H. Ooka, H. Yamada, and T. Enomoto, "A 1.2-million transistor 33-MHz 20-b dictionary search processor (DISP) ULSI with a 160-kb CAM," IEEE J. Solid-State Circuits, vol. 25, pp. 1158-1165, Oct. 1990.
3. A. Harasawa, T. Kaganoi, T. Kanoh, H. Nishizaki, M. Suzuki, H. Tomizawa, and T. Shindou, "An ATM application specific integrated processor," in Proc. IEEE Cust. Int. Circuits Conf., May 1997, pp. 445-448.
4. T. Matsuda and K. Matsuda, "A new protocol processing architecture for high-speed networks," in Proc. IEEE GLOBECOM, Nov. 1996, pp. 798-803.
5. H. Miyatake, M. Tanaka, and Y. Mori, "A design for high-speed low-power CMOS fully parallel content-addressable memory macros," IEEE J. Solid-State Circuits, vol. 36, no. 6, pp. 956-968, June 2001.
6. J. P. Wade and C. G. Sodini, "A ternary content-addressable search engine," IEEE J. Solid-State Circuits, vol. 24, pp. 1003-1013, Aug. 1989.
7. P. F. Lin and J. B. Kuo, "A 1-V 128-kb four-way set-associative CMOS cache memory using wordline-oriented tag-compare (WOTC) structure with the content-addressable-memory (CAM) 10-transistor tag cell," IEEE J. Solid-State Circuits, vol. 36, no. 4, pp. 666-675, Apr. 2001.
8. N. H. E. Weste and K. Eshraghian, Principles of CMOS VLSI Design: A Systems Perspective. MA: Addison Wesley, 1985.
9. T. Miw, H. Yamada, Y. Hirota, T. Satoh, and H. Hara, "A 1-Mb 2-Tr/b nonvolatile CAM based on flash memory technologies", IEEE J. Solid-State Circuit, vol. 31, no. 11, pp. 1601-1609, Nov., 1996.