Efficient multicore-aware parallelization strategies for iterative stencil computations

Journal of Computational Science

Volumn 2, Issue 2, 2011, Pages 130-137

  Treibig, Jan ^a   Wellein, Gerhard ^a   Hager, Georg ^a  

^a UNIVERSITY OF ERLANGEN NUREMBERG   (Germany)

Author keywords

Multicore; Simultaneous multi threading; Spatial blocking; Stencil computations; Temporal blocking; Wavefront parallelization

Indexed keywords

MULTI CORE; SIMULTANEOUS MULTI-THREADING; SPATIAL BLOCKING; STENCIL COMPUTATIONS; TEMPORAL BLOCKING; WAVEFRONT PARALLELIZATION;

ALGORITHMS; SOFTWARE ARCHITECTURE;

OPTIMIZATION;

EID: 79958773431     PISSN: 18777503     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.jocs.2011.01.010     Document Type: Article

References (14)

1. Bergen B., Hülsemann F., Rüde U. Is 1.7×1010 unknowns the largest finite element system that can be solved today?. Proceedings of the ACM/IEEE SC 2005 Conference Supercomputing Conference '05 2005, ACM/IEEE (Ed.).
2. Datta K., Murphy M., Volkov V., Williams S., Carter J., Oliker L., Patterson D., Shalf J., Yelick K. Stencil computation optimization and auto-tuning on state-of-the-art multicore architectures. ACM/IEEE (Ed.): Proceedings of the ACM/IEEE SC 2008 Conference Supercomputing Conference'08 2008.
3. Kowarschik M. Data Locality Optimizations for Iterative Numerical Algorithms and Cellular Automata on Hierarchical Memory Architectures. Ph.D. Thesis, July 2004 2004, SCS Publishing House, Germany, ISBN 3-936150-39-7.
4. Datta K., Kamil S., Williams S., Oliker L., Shalf J., Yelick: K. Optimization and performance modeling of stencil computations on modern microprocessors. SIAM Rev. 2009, 51(1):129-159.
5. Christen M., Schenk O., Messmer P., Neufeld E., Burkhart: H. Parallel data-locality aware stencil computations on modern micro-architectures. Proceedings of the 23rd IEEE International Parallel and Distributed Processing Symposium (IPDPS), May 25-29 2009.
6. J. Treibig, Efficiency Improvements of Iterative Numerical Algorithms on Modern Architectures. Ph.D. Thesis, July 2009, URN: urn:nbn:de:bvb:29-opus-14036.
7. Frigo M., Leiserson C.E., Prokop H., Ramachandran: S. Cache-oblivious algorithms. 40th Annual Symposium on Foundations of Computer Science, FOCS 99, October 17-18 1999.
8. Zeiser T., Wellein G., Nitsure A., Iglberger K., Rüde U., Hager: G. Introducing a parallel cache oblivious blocking approach for the lattice Boltzmann method. Prog. CFD 2008, 8(1-4):179-188.
9. Wellein G., Hager G., Zeiser T., Wittmann M., Fehske H. Efficient temporal blocking for stencil computations by multicore-aware wavefront parallelization. Proc. COMPSAC 2009 2009, 10.1109/COMPSAC.1.2009.82.
10. Hager G., Deserno F., Wellein G. Pseudo-vectorization and RISC optimization techniques for the Hitachi SR 8000 architecture. High Performance Computing in Science and Engineering Munich 2002 2003, 425-442. Springer. S. Wagner (Ed.).
11. J.D. McCalpin, STREAM: Sustainable Memory Bandwidth in High Performance Computers. http://www.cs.virginia.edu/stream.
12. Treibig J., Hager: G. Introducing a performance model for bandwidth limited loop kernels. Workshop on Memory Issues on Multi- and Manycore Platforms, PPAM 2009.
13. J. Treibig, G. Hager, G. Wellein, LIKWID: a lightweight performance-oriented tool suite for x86 multicore environments, PSTI2010, the First International Workshop on Parallel Software Tools and Tool Infrastructures, San Diego CA, September 13, 2010. arXiv:1004.4431, in press. doi:10.1109/ICPPW.2010.38.
14. Wittmann M., Hager G., Treibig J., Wellein G. Leveraging shared caches for parallel temporal blocking of stencil codes on multicore processors and clusters. Parallel Processing Letters 2010, 20(4):359-376.