Tunneling path impact on semi-classical numerical simulations of TFET devices

2011 12th International Conference on Ultimate Integration on Silicon, ULIS 2011

Volumn , Issue , 2011, Pages 146-149

  De Michielis, Luca ^a,b   Iellina, Matteo ^b   Palestri, Pierpaolo ^b   Ionescu, Adrian M ^a   Selmi, Luca ^b  

^a EPFL   (Switzerland)

^b UNIVERSITY OF UDINE   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

FULL-BAND MONTE CARLO; NONLOCAL; NUMERICAL SIMULATION; SUBTHRESHOLD SLOPE; TRANSFER CHARACTERISTICS; TUNNEL FET; TUNNELING PATHS;

COMPUTER SIMULATION;

EID: 79958017038     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ULIS.2011.5758002     Document Type: Conference Paper

References (12)

1. J. Wan et al., ESSDERC proceedings (2010), pp 341-344
2. K. E. Moselund et al., DRC proceedings (2009), pp 23-24
3. T. Krishnamohan et al., IEDM proceedings (2008), pp 1-3
4. M. Luisier, G.Klimeck. JAP 107-8 (2010)
5. A. Schenk, SSE, 36-1 (1993), pp 19-34
6. G. A. M. Hurkx et al., IEEE TED 39-2 (1992), pp 33 1-338
7. P. Palestri et al., SSE 49-5 (2005). pp 727-732
8. Synopsys Senlaurus TCAD 2010.12E User's Manual
9. Silvaco Atlas 2010.09 User's Manual
10. Synopsys Sentaurus TCAD 2008.09 User's Manual
11. P. Palestri et al., IEEE TED 53-6 (2006) pp 1433-1442
12. P. Palestri et al., IEEE TED 53-6 (2006) pp 1443-1451