메뉴 건너뛰기




Volumn 81, Issue 2, 2002, Pages 268-270

Effects of film morphology and gate dielectric surface preparation on the electrical characteristics of organic-vapor-phase-deposited pentacene thin-film transistors

Author keywords

[No Author keywords available]

Indexed keywords

AVERAGE GRAIN SIZE; CHAMBER PRESSURE; CRYSTALLINE GRAIN SIZE; DIELECTRIC SURFACE; ELECTRICAL CHARACTERISTIC; FIELD-EFFECT; FILM DEPOSITION; FILM MORPHOLOGY; MOLECULAR STACKS; OCTADECYLTRICHLOROSILANE; ON/OFF RATIO; ORGANIC VAPOR PHASE DEPOSITION; PENTACENE FILM; PENTACENE THIN-FILM TRANSISTORS; PENTACENES; POLYCRYSTALLINE PENTACENE; ROOM TEMPERATURE; SATURATION REGIME; SUBSTRATE TEMPERATURE; X-RAY DIFFRACTION STUDIES;

EID: 79956051443     PISSN: 00036951     EISSN: None     Source Type: Journal    
DOI: 10.1063/1.1491009     Document Type: Article
Times cited : (684)

References (15)
  • 10
    • 0031232824 scopus 로고    scopus 로고
    • chr CHREAY 0009-2665
    • S. R. Forrest, Chem. Rev. 97, 1793 (1997). chr CHREAY 0009-2665
    • (1997) Chem. Rev. , vol.97 , pp. 1793
    • Forrest, S.R.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.