Rank based dynamic voltage and frequency scaling for tiled graphics processors

Embedded Systems Week 2010 - Proceedings of the 8th IEEE/ACM/IFIP International Conference on Compilers, Architecture and Synthesis for Embedded Systems, CODES+ISSS'2010

Volumn , Issue , 2010, Pages 3-12

  Silpa, B V N ^a   Krishnaiah, Gummidipudi ^a   Panda, Preeti Ranjan ^a  

^a INDIAN INSTITUTE OF TECHNOLOGY DELHI   (India)

Author keywords

Dynamic voltage and frequency scaling; Graphics processor; Low power; Workload prediction

Indexed keywords

CORRECTIVE ACTIONS; DYNAMIC VOLTAGE AND FREQUENCY SCALING; EARLY DETECTION; ENERGY CONSUMPTION; FRAME-RATE; GRAPHICS HARDWARE; GRAPHICS PROCESSOR; LEVEL SCHEMES; LOAD ESTIMATION; LOW POWER; MOBILE SYSTEMS; PERFORMANCE ENHANCEMENTS; VISUAL QUALITIES; WORKLOAD PREDICTION; ESTIMATION TECHNIQUES;

COMPUTER GRAPHICS; ENERGY UTILIZATION; FORECASTING;

EMBEDDED SYSTEMS; COMPUTER GRAPHICS;

EID: 79956024984     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1878961.1878965     Document Type: Conference Paper

References (19)

1. http://www.arm.com/products/multimedia/mali-graphicshardware/mali-200. php.
2. http://www.arm.com/products/multimedia/mali-graphicshardware/mali-200. php.
3. J. Andrews and N. Baker. Xbox 360 system architecture. IEEE Micro, 2006.
4. I. Antochi, B. Juurlink, and S. Vassiliadis. Selecting the optimal tile size for low-power tile-based rendering. In ProRISC 2002, 2002.
5. T. Capin, K. Pulli, and T. Akenine-Möller. The state of the art in mobile graphics research. IEEE Comput. Graph. Appl., 2008.
6. V. del Barrio, C. Gonzalez, J. Roca, A. Fernandez, and null Espasa E. Attila: a cycle-level execution-driven simulator for modern gpu architectures. ISPASS, 2006.
7. H. Fuchs, et.al. Pixel-planes 5: a heterogeneous multiprocessor graphics system using processor-enhanced memories. SIGGRAPH Comput. Graph., 1989.
8. K. Govil, E. Chan, and H. Wasserman. Comparing algorithm for dynamic speed-setting of a low-power cpu. In MobiCom '95, 1995.
9. Y. Gu and S. Chakraborty. Control theory-based dvs for interactive 3D games. In DAC '08, 2008.
10. Y. Gu and S. Chakraborty. Power management of interactive 3D games using frame structures. In VLSID 2008.
11. Y. Gu, S. Chakraborty, and W. T. Ooi. Games are up for dvfs. In DAC'06, 2006.
12. X. Liu, P. Shenoy, and M. D. Corner. Chameleon: Application-level power management. IEEE Transactions on Mobile Computing, 2007.
13. B. Mochocki, K. Lahiri, and S. Cadambi. Power analysis of mobile 3d graphics. In DATE '06, 2006.
14. B. C. Mochocki, K. Lahiri, S. Cadambi, and X. S. Hu. Signature-based workload estimation for mobile 3D graphics. In DAC '06, 2006.
15. L. Seiler, et.al. Larrabee: a many-core x86 architecture for visual computing. ACM Trans. Graph., 2008.
16. J. W. Sheaffer, D. Luebke, and K. Skadron. A flexible simulation framework for graphics architectures. In HWWS '04, 2004.
17. Y. Tan, P. Malani, Q. Qiu, and Q. Wu. Workload prediction and dynamic voltage scaling for mpeg decoding. In ASP-DAC '06, 2006.
18. B.Welch, A.Demers, and S.Shenker Scheduling for reduced cpu energy. In OSDI '94, 1994.
19. J. Torborg and J. T. Kajiya. Talisman: commodity realtime 3d graphics for the pc. In SIGGRAPH '96, 1996.