D-finder 2: Towards efficient correctness of incremental design

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 6617 LNCS, Issue , 2011, Pages 453-458

  Bensalem, Saddek ^a   Griesmayer, Andreas ^a   Legay, Axel ^c   Nguyen, Thanh Hung ^a   Sifakis, Joseph ^a   Yan, Rongjie ^a,b  

^a VERIMAG   (France)

^b INSTITUTE OF SOFTWARE   (China)

^c CAMPUS DE BEAULIEU   (France)

Author keywords

[No Author keywords available]

Indexed keywords

COMPONENT-BASED LANGUAGE; CONCURRENT SYSTEMS; DEADLOCK DETECTION; NEW RESULTS; THEORY OF INVARIANTS;

COMPUTATION THEORY; NASA;

FORMAL METHODS;

EID: 79955036997     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-642-20398-5_32     Document Type: Conference Paper

References (16)

1. Basu, A., Bozga, M., Sifakis, J.: Modeling heterogeneous real-time components in BIP. In: SEFM, Washington, DC, USA, pp. 3-12. IEEE, Los Alamitos (2006)
2. Bensalem, S., Bogza, M., Legay, A., Nguyen, T.-H., Sifakis, J., Yan, R.: Incremental component-based construction and verification using invariants. In: FMCAD (2010)
3. Bensalem, S., Bozga, M., Nguyen, T.-H., Sifakis, J.: Compositional verification for component-based systems and application. In: Cha, S(S.), Choi, J.-Y., Kim, M., Lee, I., Viswanathan, M. (eds.) ATVA 2008. LNCS, vol. 5311, pp. 64-79. Springer, Heidelberg (2008)
4. Bensalem, S., Bozga, M., Nguyen, T.-H., Sifakis, J.: D-finder: A tool for compositional deadlock detection and verification. In: Bouajjani, A., Maler, O. (eds.) CAV 2009. LNCS, vol. 5643, pp. 614-619. Springer, Heidelberg (2009)
5. Bensalem, S., de Silva, L., Gallien, M., Ingrand, F., Yan, R.: Rock solid software: A verifiable and correct by construction controller for rover and spacecraft functional layers. In: ISAIRAS, pp. 859-866 (2010)
6. Bensalem, S., Legay, A., Nguyen, T.-H., Sifakis, J., Yan, R.: Incremental invariant generation for compositional design. In: TASE, pp. 157-167 (2010)
7. BIP tool page, http://www-verimag.imag.fr/BIP-Tools,93.html
8. Chaudron, M.R.V., Eskenazi, E.M., Fioukov, A.V., Hammer, D.K.: A framework for formal component-based software architecting. In: SVCS (2001)
9. DFinder tool page, http://www-verimag.imag.fr/dfinder/
10. Heimbold, D., Luckham, D.: Debugging Ada tasking programs. IEEE Softw. 2(2), 47-57 (1985)
11. JavaBDD tool page, http://javabdd.sourceforge.net/
12. Omega library tool page, http://www.cs.umd.edu/projects/omega/
13. Simulink, http://www.mathworks.com/products/simulink/
14. Somenzi, F.: CUDD tool page, http://vlsi.colorado.edu/~fabio/CUDD/
15. Thiele, L., Bacivarov, I., Haid, W., Huang, K.: Mapping applications to tiled multiprocessor embedded systems. In: ACSD, pp. 29-40. IEEE, Los Alamitos (2007)
16. Yices tool page, http://yices.csl.sri.com/