Automatic generation of FPGA-specific pipelined accelerators

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 6578 LNCS, Issue , 2011, Pages 53-66

  Alias, Christophe ^a   Pasca, Bogdan ^a   Plesco, Alexandru ^a  

^a UNIVERSITÉ DE LYON   (France)

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMATIC GENERATION; CONTROL UNIT; DIGITAL CIRCUIT DESIGN; HIGH LEVEL SYNTHESIS; INTERMEDIATE RESULTS; LOOP NESTS; OPEN-SOURCE; FLOATING POINTS; OPEN SOURCES;

DIGITAL ARITHMETIC; DIGITAL INTEGRATED CIRCUITS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); HIGH LEVEL SYNTHESIS; INTEGRATED CIRCUIT MANUFACTURE; OPEN SYSTEMS;

INTEGRATED CIRCUIT MANUFACTURE; RECONFIGURABLE ARCHITECTURES;

EID: 79953168407     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-642-19475-7_7     Document Type: Conference Paper

References (27)

1. Forte design system: Cynthesizer, http://www.forteds.com
2. Impulse-C, http://www.impulseaccelerated.com
3. ISE 11.4 CORE Generator IP, http://www.xilinx.com
4. MegaWizard Plug-In Manager, http://www.altera.com
5. Mentor CatapultC high-level synthesis, http://www.mentor.com
6. Polylib - A library of polyhedral functions, http://www.irisa.fr/polylib
7. Synopsys: Synphony, http://www.synopsys.com/
8. Alias, C., Baray, F., Darte, A.: Bee+Cl@k: An implementation of lattice-based memory reuse in the source-to-source translator ROSE. In: ACM SIGPLAN/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems, LCTES (2007)
9. Alias, C., Darte, A., Plesco, A.: Optimizing DDR-SDRAM communications at C-level for automatically-generated hardware accelerators. An experience with the Altera C2H HLS tool. In: IEEE International Conference on Application-specific Systems, Architectures and Processors, ASAP (2010)
10. AutoESL: Autopilot datasheet (2009)
11. Bastoul, C., Cohen, A., Girbal, S., Sharma, S., Temam, O.: Putting polyhedral loop transformations to work. In: Rauchwerger, L. (ed.) LCPC 2003. LNCS, vol. 2958, pp. 209-225. Springer, Heidelberg (2004)
12. Bondhugula, U., Hartono, A., Ramanujam, J., Sadayappan, P.: A practical automatic polyhedral parallelizer and locality optimizer. In: ACM International Conference on Programming Languages Design and Implementation, PLDI (2008)
13. Boulet, P., Feautrier, P.: Scanning polyhedra without Do-loops. In: IEEE International Conference on Parallel Architectures and Compilation Techniques, PACT (1998)
14. Clauss, P.: Counting solutions to linear and nonlinear constraints through Ehrhart polynomials: Applications to analyze and transform scientific programs. In: ACM International Conference on Supercomputing, ICS (1996)
15. de Dinechin, F.: A flexible floating-point logarithm for reconfigurable computers. Lip research report RR2010-22, ENS-Lyon (2010), http://prunel.ccsd. cnrs.fr/ensl-00506122/
16. de Dinechin, F., Joldes, M., Pasca, B., Revy, G.: Multiplicative square root algorithms for FPGAs. In: Field Programmable Logic and Applications. IEEE, Los Alamitos (2010)
17. de Dinechin, F., Klein, C., Pasca, B.: Generating high-performance custom floating-point pipelines. In: Field Programmable Logic and Applications. IEEE, Los Alamitos (2009)
18. de Dinechin, F., Pasca, B.: Floating-point exponential functions for DSP-enabled FPGAs. In: Field Programmable Technologies. IEEE, Los Alamitos (2010), http://prunel.ccsd.cnrs.fr/ensl-00506125/
19. de Dinechin, F., Pasca, B., Creţ, O., Tudoran, R.: An FPGA-specific approach to floating-point accumulation and sum-of-products. In: Field-Programmable Technologies. IEEE, Los Alamitos (2008)
20. Dou, Y., Vassiliadis, S., Kuzmanov, G.K., Gaydadjiev, G.N.: 64-bit floating-point fpga matrix multiplication. In: ACM/SIGDA symposium on Field-Programmable Gate Arrays, FPGA (2005)
21. Feautrier, P.: Parametric integer programming. RAIRO Recherche Opérationnelle 22(3), 243-268 (1988)
22. Gupta, S., Dutt, N., Gupta, R., Nicolau, A.: Spark: A high-level synthesis framework for applying parallelizing compiler transformations. In: International Conference on VLSI Design (2003)
23. Irigoin, F., Triolet, R.: Supernode partitioning. In: 15th ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, POPL (1988)
24. Lim, A.W., Lam, M.S.: Maximizing parallelism and minimizing synchronization with affine transforms. In: 24th ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, POPL (1997)
25. Martin, E., Sentieys, O., Dubois, H., Philippe, J.L.: Gaut: An architectural synthesis tool for dedicated signal processors. In: Design Automation Conference with EURO-VHDL 1993, EURO-DAC (1993)
26. Plesco, A.: Program Transformations and Memory Architecture Optimizations for High-Level Synthesis of Hardware Accelerators. Ph.D. thesis, École Normale Supérieure de Lyon (2010)
27. Xue, J.: Loop Tiling for Parallelism. Kluwer Academic Publishers, Dordrecht (2000)