메뉴 건너뛰기




Volumn , Issue , 2010, Pages 499-502

Real-time canny edge detection parallel implementation for FPGAs

Author keywords

Canny edge detection; FPGA; Parallel architecture; Real time

Indexed keywords

CANNY EDGE DETECTION; CANNY EDGE DETECTORS; DIGITAL IMAGE PROCESSING; EDGE DETECTION ALGORITHMS; EDGE DETECTORS; FPGA; FPGA IMPLEMENTATIONS; FRAMES PER SECONDS; HIGH THROUGHPUT; HIGH-RESOLUTION IMAGE PROCESSING; ON CHIP MEMORY; PARALLEL IMPLEMENTATIONS; PIXEL PARALLEL; REAL TIME; REAL TIME RESPONSE; SIMULATION RESULT;

EID: 79953110053     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICECS.2010.5724558     Document Type: Conference Paper
Times cited : (67)

References (7)


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.