|
Volumn , Issue , 2010, Pages 520-526
|
Next generation eWLB (embedded wafer level BGA) packaging
|
Author keywords
[No Author keywords available]
|
Indexed keywords
BATCH PROCESS;
BOARD-LEVEL RELIABILITY;
DISCRETE COMPONENTS;
DROP TEST;
FAN-OUT;
KEY TECHNOLOGIES;
MATERIAL PROPERTY;
MECHANICAL CHARACTERIZATIONS;
ON-WAFER;
OVERALL COSTS;
PACKAGE RELIABILITY;
PACKAGE SIZE;
PROCESS FLOWS;
TEMPERATURE CYCLES;
THROUGH-SILICON-VIA;
VERTICAL INTERCONNECTIONS;
WAFER LEVEL;
WAFER LEVEL PACKAGING;
BATCH DATA PROCESSING;
INTERNET PROTOCOLS;
PACKAGING;
SILICON WAFERS;
SUPPLY CHAINS;
TECHNOLOGY;
THREE DIMENSIONAL;
ELECTRONICS PACKAGING;
|
EID: 79951914193
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/EPTC.2010.5702695 Document Type: Conference Paper |
Times cited : (75)
|
References (9)
|