AES encryption implementation on CUDA GPU and its analysis

Proceedings - 2010 1st International Conference on Networking and Computing, ICNC 2010

Volumn , Issue , 2010, Pages 209-214

  Iwai, Keisuke ^a   Kurokawa, Takakazu ^a   Nisikawa, Naoki ^b  

^a NATIONAL DEFENSE ACADEMY   (Japan)

^b Ministry of Defense   (Japan)

Author keywords

Accelerator; AES; GPU

Indexed keywords

ACCELERATOR; AES; AES ENCRYPTION; CIPHER ALGORITHMS; ENCODING PROCESS; GPU; MEMORY ALLOCATION; PARALLEL PROCESSING; PERFORMANCE RATIO;

DATA HANDLING; DATA TRANSFER; EXPERIMENTS;

CRYPTOGRAPHY;

EID: 79951790401     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IC-NC.2010.49     Document Type: Conference Paper

References (12)

1. (2009) NVIDIA CUDA. [Online]. Available: http://developer.nvidia.com/ object/cuda.html
2. S. Che, M. Boyer, J. Meng, D. Tarjan, J. W. Sheaffer, and K. Skadron, "A performance study of general-purpose applications on graphics processors using cuda," J. Parallel Distrib. Comput., vol. 68, no. 10, pp. 1370-1380, 2008.
3. NVIDIA CUDA Programming Guide 2.3, NVIDIA Corp., 2009.
4. (2009) NVIDIA CUDAZONE. [Online]. Available: http://www.nvidia.com/ object/cuda-home.html
5. FIPS-197 Advanced Encryption Standard(AES), National Institute of Standards and Technology (NIST), 2001.
6. T. O. Project. (2007) Openssl: The open source toolkit for ssl/tls. [Online]. Available: http://www.openssl.org
7. D. L. Cook, J. Ioannidis, A. D. Keromytis, and J. Luck, "Cryptographics: Secret key cryptography using graphics cards," in In RSA Conference, Cryptographer ! Gs Track (CTRSA, 2005, pp. 334-350.
8. O. Harrison and J. Waldron, "Aes encryption implementation and analysis on commodity graphics processing units," in 9th Workshop on Cryptographic Hardware and Embedded Systems (CHES), 2007, pp. 209-226.
9. S. A. Manavski, "Cuda compatible gpu as an efficient hardware accelerator for aes cryptography," in IEEE International Conference on Signal Processing and Communication, ICSPC, 2007, pp. 65-66.
10. A. D. Biagio, A. Barenghi, G. Agosta, and G. Pelosi, "Design of a parallel aes for graphics hardware using the cuda framework," Parallel and Distributed Processing Symposium, International, pp. 1-8, 2009.
11. N. Nishikawa, K. Iwai, and T. Kurokawa, "Granularity optimization method for aes encryption implementation on cuda (in Japanese)," in IEICE technical report. VLSI Design Technologies (VLD2009-69), Kanagawa, Japan, Jan. 2010, pp. 107-112.
12. -, "Acceleration of the key crack against cipher algorithm using cuda (in Japanese)," in IEICE technical report. Computer systems 109(168), Sendai, Japan, Jul. 2009, pp. 49-54.