|
Volumn , Issue , 2010, Pages 99-101
|
A hardware architecture of Prewitt edge detection
|
Author keywords
[No Author keywords available]
|
Indexed keywords
CLOCK FREQUENCY;
COMPUTATIONAL ERROR;
FRAMES PER SECONDS;
HARDWARE ARCHITECTURE;
HARDWARE DESIGN;
HIGH-SPEED IMAGE PROCESSING;
IMAGE PROCESSING AND COMPUTER VISION;
MATLAB- SOFTWARE;
PREWITT EDGE DETECTION;
PROPOSED ARCHITECTURES;
SOFTWARE PARTS;
VERILOG HARDWARE DESCRIPTION LANGUAGES;
COMPUTER APPLICATIONS;
COMPUTER ARCHITECTURE;
COMPUTER HARDWARE;
COMPUTER OPERATING SYSTEMS;
COMPUTER VISION;
EDGE DETECTION;
ERROR ANALYSIS;
IMAGING SYSTEMS;
COMPUTER HARDWARE DESCRIPTION LANGUAGES;
|
EID: 79851493709
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/STUDENT.2010.5686999 Document Type: Conference Paper |
Times cited : (39)
|
References (5)
|