Implicit hints: Embedding hint bits in programs without ISA changes

Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors

Volumn , Issue , 2010, Pages 364-369

  Vandierendonck, Hans ^a   De Bosschere, Koen ^a  

^a GHENT UNIVERSITY   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

DISJOINT SETS; INSTRUCTION SET; PROCESSOR PERFORMANCE; REGISTER ALLOCATION;

PROGRAM COMPILERS;

EID: 78650738436     PISSN: 10636404     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCD.2010.5647699     Document Type: Conference Paper

References (14)

1. "Intel Itanium architecture software developer's manual," Jan. 2006, document Number: 245319-005.
2. PowerPC User Instruction Set Architecture. Book I, IBM, Sept. 2003, version 2.01.
3. Intel Pentium 4 Processor Optimization: Reference Manual, Intel Corporation, 1999, order Number: 248966-001.
4. Synergistic Processor Unit Instruction Set Architecture, IBM, Jan. 2007, version 1.2.
5. H. Sharangpanai and K. Arora, "Itanium processor microarchitecture," IEEE Micro 2000, vol. 20, no. 5, pp. 24-43, 2000.
6. M. Burtscher, A. Diwan, and M. Hauswirth, "Static load classification for improving the value predictability of data-cache misses," in Proceedings of the ACM SIGPLAN'2002 Conference on Programming Language Design and Implementation. New York, NY, USA: ACM, 2002, pp. 222-233.
7. Q. Zhao and D. J. Lilja, "Static classification of value predictability using compiler hints," IEEE Transactions on Computers, vol. 53, no. 8, pp. 929-944, Aug. 2004.
8. T. M. Jones, M. F. P. O'Boyle, J. Abella, A. Gonzalez, and O. Ergin, "Compiler directed early register release," in PACT '05: Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques, 2005, pp. 110-122.
9. P. Salverda, C. Tucker, and C. Zilles, "Accurate critical path prediction via random trace construction," in CGO '08: Proceedings of the sixth annual IEEE/ACM international symposium on Code generation and optimization. New York, NY, USA: ACM, 2008, pp. 64-73.
10. M. D. Smith, N. Ramsey, and G. Holloway, "A generalized algorithm for graph-coloring register allocation," in PLDI '04: Proceedings of the ACM SIGPLAN 2004 conference on Programming language design and implementation, 2004, pp. 277-288.
11. T. Austin, E. Larson, and D. Ernst, "SimpleScalar: An infrastructure for computer system modeling," IEEE Computer, vol. 36, no. 2, pp. 59-67, Feb. 2003.
12. M. T. Yourst, "PTLsim: A cycle accurate full system x86-64 microarchitectural simulator," in IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS 2007), Apr. 2007, pp. 23-24.
13. Y. Wu, "Accuracy of profile maintenance in optimizing compilers," in Proceedings of the 6th Annual Workshop on Interaction between Compilers and Computer Architectures, Feb. 2002.
14. D. Jiménez, "Code placement for improving dynamic branch prediction accuracy," in Proceedings of the ACM SIGPLAN'2005 Conference on Programming Language Design and Implementation, 2005, pp. 107-116.