Real-time unobtrusive program execution trace compression using branch predictor events

Embedded Systems Week 2010 - Proceedings of the 2010 International Conference on Compilers, Architecture and Synthesis for Embedded Systems, CASES'10

Volumn , Issue , 2010, Pages 97-106

  Uzelac, Vladimir ^a   Milenkovic, Aleksandar ^b   Burtscher, Martin ^c   Milenković, Milena ^d  

^a Tensilica Inc   (United States)

^b UNIVERSITY OF ALABAMA IN HUNTSVILLE   (United States)

^c UNIVERSITY OF TEXAS AT AUSTIN   (United States)

^d IBM   (United States)

Author keywords

Compression; Debugging; Program tracing

Indexed keywords

BRANCH PREDICTORS; COMPRESSION; CYBER-PHYSICAL SYSTEMS; DEBUGGERS; DEBUGGING; EFFECTIVE VARIABLES; ENCODING SCHEMES; HIGH COMPRESSION RATIO; ON CHIPS; PROGRAM EXECUTION; PROGRAM TRACING; REAL TIME;

EMBEDDED SYSTEMS; PROGRAM COMPILERS; REAL TIME SYSTEMS;

PROGRAM DEBUGGING;

EID: 78650644202     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1878921.1878938     Document Type: Conference Paper

References (23)

1. Tassey, G. (May 2002) . The Economic Impacts of Inadequate Infrastructure for Software Testing. Available: http://www.rti.org/pubs/software-testing.pdf.
2. McDonald-Maier, K. D. and Hopkins, A. B. T., "An Awakening Thought: Don't Let the Bug Bite While You Are Embedded, " Embedded Systems Engineering (2004), 32-33.
3. Hopkins, A. B. T. and McDonald-Maier, K. D., "Debug Support Strategy for Systems-on-Chips with Multiple Processor Cores, " IEEE Trans. Comput. 55, 2 (Feb. 2006), 174-184. DOI= http://dx.doi.org/10.1109/TC.2006.22.
4. ARM. Embedded Trace Macrocell Architecture Specification, ARM IHI 0014O (2007). http://infocenter.arm.com/help/topic/com.arm.doc.ihi0014o/IHI0014O-etm- v3-4-architecture-spec.pdf.
5. MIPS. MIPS PDtrace Specification, MD00439 (2009). http://www.mips.com/ products/productmaterials/processor/mips-architecture/.
6. Infineon. TC1775 System Units 32-Bit Single-Chip Microcontroller, User's Manual, V2.0 (2001). www.infineon.com.
7. IEEE-ISTO. The Nexus 5001 Forum Standard for a Global Embedded Processor Debug Interface, (2003). http://www.nexus5001.org/standard.
8. Orme, W. Debug and Trace for Multicore SoCs, (Sep. 2008). ARM White Paper. http://www.arm.com/pdfs/CoresightWhitepaper.pdf.
9. Kao, C.-F., Huang, S.-M., and Huang, I.-J., "A Hardware Approach to Real-Time Program Trace Compression for Embedded Processors, " IEEE Transactions on Circuits and Systems 54, 3 (Mar. 2007), 530-543.
10. Uzelac, V. and Milenkovic, A., "A Real-Time Program Trace Compressor Utilizing Double Move-to-Front Method, " in Proceedings of the 46th Annual Design Automation Conference (San Francisco, California 2009). DAC '09. ACM, 738-743. DOI=http://doi.acm.org/10.1145/1629911.1630102.
11. Uzelac, V., Milenković, A., Milenković, M., and Burtscher, M., "Real-time, Unobtrusive, and Efficient Program Execution Tracing with Stream Caches and Last Stream Predictors, " in International Conference on Computer Design (Lake Tahoe, California, USA 2009). ICCD '09. IEEE Press, 173-178.
12. Perleberg, C. H. and Smith, A. J., "Branch Target Buffer Design and Optimization, " IEEE Trans. Comput. 42, 4 (1993), 396-412. DOI=http://dx.doi.org/10.1109/12.214687.
13. Driesen, K. and Hölze, U., "Accurate indirect branch prediction, " SIGARCH Comput. Archit. News 26, 3 (1998), 167-178. DOI=http://doi.acm.org/10.1145/279361.279380.
14. Kaeli, D. R. and Emma, P. G., "Branch history table prediction of moving target branches due to subroutine returns, " SIGARCH Comput. Archit. News 19, 3 (1991), 34- 42. DOI=http://doi.acm.org/10.1145/115953.115957.
15. Gochman, S., Ronen, R., Anati, I., Berkovits, A., Kurts, T., and Naveh, A., "The Intel Pentium M Processor: Microarhitecture and Performance, " Intel Technology Journal 7, 2 (May 2003), 21-36.
16. Milenković, A. and Milenković, M., "An Efficient Single- Pass Trace Compression Technique Utilizing Instruction Streams, " ACM Trans. Model. Comput. Simul. 17, 1 (2007), 1-27. DOI=http://doi.acm.org/10. 1145/1189756.1189758.
17. Burtscher, M., Ganusov, I., Jackson, S. J., Ke, J., Ratanaworabhan, P., and Sam, N.,, "The VPC Trace- Compression Algorithms, " IEEE Trans. Comput. 54, 11 (2005), 1329-1344. DOI=http://dx.doi.org/10.1109/TC.2005.186.
18. Chen, I.-C. K., Coffey, J. T., and Mudge, T. N., "Analysis of branch prediction via data compression, " SIGOPS Oper. Syst. Rev. 30, 5 (1996), 128-137. DOI= http://doi.acm.org/10.1145/248208.237171.
19. Barr, K. C. and Asanovic, K., "Branch trace compression for snapshot-based simulation, " in International Symposium on Performance Analysis of Systems and Software (Austin, TX, Mar. 2006). ISPASS '06. IEEE Computer Society, 25- 36.
20. Burtscher, M. and Jeeradit, M., "Compressing Extended Program Traces Using Value Predictors, " in Proceedings of the 12th International Conference on Parallel Architectures and Compilation Techniques (Sep. 2003). PACT '03. IEEE Computer Society, 159-168.
21. Austin, T., Larson, E., and Ernst, D., "SimpleScalar: An Infrastructure for Computer System Modeling, " IEEE Computer 35, 2 (Feb. 2002), 59-67. DOI= http://dx.doi.org/10.1109/2.982917.
22. Guthaus, M. R., Ringenberg, J. S., Ernst, D., Austin, T. M., Mudge, T., and Brown, R. B., "MiBench: A free, commercially representative embedded benchmark suite, " in IEEE 4th Annual Workshop on Workload Characterization (Austin, TX, Dec. 2001). IEEE Computer Society, 3-14. DOI= http://dx.doi.org/ 10.1109/WWC.2001.15.
23. McFarling, S., "Combining Branch Predictors, " Digital Equipment Corporation WRL Technical Note TN-36, 1993.