MultiGPU computing using MPI or OpenMP

Proceedings - 2010 IEEE 6th International Conference on Intelligent Computer Communication and Processing, ICCP10

Volumn , Issue , 2010, Pages 347-354

  Noaje, Gabriel ^a   Krajecki, Michaël ^a   Jaillet, Christophe ^a  

^a UNIVERSITÉ DE REIMS CHAMPAGNE ARDENNE   (France)

Author keywords

[No Author keywords available]

Indexed keywords

DATA QUANTITY; DISTRIBUTED MEMORY; EXECUTION TIME; GPU COMPUTING; IMPLEMENTATION COMPLEXITY; INTER-NODE COMMUNICATION; LOGICAL CONTINUATION; MPI PROCESS; PROGRAMMING LANGUAGE; SHARED MEMORIES; THREE-LEVEL;

PROGRAM PROCESSORS;

APPLICATION PROGRAMMING INTERFACES (API);

EID: 78650094754     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCP.2010.5606414     Document Type: Conference Paper

References (21)

1. H. Nguyen, GPU Gems 3. Addison-Wesley, 2007.
2. "GPGPU website," July 2010. [Online]. Available: http://www.gpgpu.org
3. D. B. Kirk and W.-m. W. Hwu, Programming Massively Parallel Processors - A Hands-on Approach. Morgan Kaufmann Publishers, 2010.
4. J. Nickolls and W. J. Dally, "The GPU Computing Era," IEEE Micro, vol. 30, no. 2, pp. 56-69, 2010.
5. M. Flynn, "Some computer organizations and their effectiveness," IEEE Transactions on Computers, vol. 21, no. 9, pp. 948-960, 1972.
6. E. Lindholm, J. Nickolls, S. Oberman, and J. Montrym, "NVIDIA Tesla: A Unified Graphics and Computing Architecture," IEEE Micro, 2008.
7. CUDA Programming Guide Version 3.0. Santa Clara, CA, USA: NVIDIA Corporation.
8. "CUDA website," July, 2010. [Online]. Available: http://www.nvidia.com/object/cuda home.html
9. M. Wolfe, "Compilers and More: A GPU and Accelerator Programming Model." HPCWire, December 2008. [Online]. Available: http://www.hpcwire. com/specialfeatures/sc08/features/Compilers and More A GPU and Accelerator Programming Model.html
10. A. Moerschell and J. D. Owens, "Distributed texture memory in a multi-gpu environment," in GH '06: Proceedings of the 21st ACM SIGGRAPH/EUROGRAPHICS symposium on Graphics hardware. New York, NY, USA: ACM, 2006, pp. 31-38.
11. P. Micikevicius, "3D finite difference computation on GPUs using CUDA," in GPGPU-2: Proceedings of 2nd Workshop on General Purpose Processing on Graphics Processing Units. New York, NY, USA: ACM, 2009, pp. 79-84.
12. L. A. Abbas-Turki, S. Vialle, B. Lapeyre, and P. Mercier, "High dimensional pricing of exotic European contracts on a GPU Cluster, and comparison to a CPU cluster," Parallel and Distributed Processing Symposium, International, vol. 0, pp. 1-8, 2009.
13. F.-a. Kuo, "Practical Experience on CUDA," in Workshop on GPU Supercomputing: National Taiwan University, Taipei, Taipei, Taiwan, January 2009.
14. M. Stock and A. Gharakhani, "A GPU-accelerated Boundary Element Method and Vortex Particle Method," in AIAA 40th Fluid Dynamics Conference and Exhibit, Chicago, IL, USA, 2010.
15. B. Chapman, G. Jost, R. van der Pas, and D. J. Kuck, Using OpenMP: Portable Shared Memory Parallel Programming. The MIT Press, 2007.
16. R. Chandra, L. Dagum, D. Kohr, D. Maydan, J. McDonald, and R. Menon, Parallel Programming in OpenMP. Morgan Kaufmann, 2000.
17. P. Pacheco, Parallel Programming with MPI. Morgan Kaufmann, 1996.
18. CUDA Best Practices Guide Version 3.0. Santa Clara, CA, USA: NVIDIA Corporation.
19. CUBLAS Library Version 3.0. Santa Clara, CA, USA: NVIDIA Corporation.
20. M. J. Quinn, Parallel Programming in C with MPI and OpenMP. McGraw-Hill, 2003.
21. M. P. I. Forum, MPI: A Message-Passing Interface Standard. University of Tennessee, 15/11/2005.