-
1
-
-
4444342086
-
Real-time image processing with a compact FPGA-based systolic architecture
-
C. T. Huitzil and M. A. Estrada, "Real-time image processing with a compact FPGA-based systolic architecture," Elsevier Journal ofReal-time Imaging, vol. 10, pp. 177-187, 2004.
-
(2004)
Elsevier Journal OfReal-time Imaging
, vol.10
, pp. 177-187
-
-
Huitzil, C.T.1
Estrada, M.A.2
-
2
-
-
84962811745
-
An efficient architecture for an improved watershed algorithm and its FPGA implementation
-
Dec
-
C. Rambabu, I. Chakrabarti, and A. Mahanta, "An efficient architecture for an improved watershed algorithm and its FPGA implementation," In Proc. IEEE International Conference on Field-Programmable Technology, pp. 370-373, Dec 2002.
-
(2002)
In Proc. IEEE International Conference on Field-Programmable Technology
, pp. 370-373
-
-
Rambabu, C.1
Chakrabarti, I.2
Mahanta, A.3
-
3
-
-
0033284733
-
A pipelined architecture for image segmentation by adaptive progressive thresholding
-
K. V. Asari, T. Srikanthan, S. Kumardemi, and D. Radhakrishnan, "A pipelined architecture for image segmentation by adaptive progressive thresholding," Journal of Microprocessors and Microsystems, vol. 23, pp. 493-499, 1999.
-
(1999)
Journal of Microprocessors and Microsystems
, vol.23
, pp. 493-499
-
-
Asari, K.V.1
Srikanthan, T.2
Kumardemi, S.3
Radhakrishnan, D.4
-
4
-
-
0033725206
-
How to use high speed reconfigurable FPGA for real time image processing
-
D. Demigny, L. Kessaland, R. Bourguiba, and N. Boudouani, "How to use high speed reconfigurable FPGA for real time image processing," in Proc. IEEE Conference on Computer Architecture for Machine Perception, pp. 240-246, 2000.
-
(2000)
Proc. IEEE Conference on Computer Architecture for Machine Perception
, pp. 240-246
-
-
Demigny, D.1
Kessaland, L.2
Bourguiba, R.3
Boudouani, N.4
-
5
-
-
0029720295
-
FPGA-based high performance page layout segmentation
-
Mar
-
N.K. Ratha, A.K. Jain, and D.T. Rover, "FPGA-based high performance page layout segmentation," Proceedings of the 1996 Great Lakes Symposium on VLSI, pp. 29-34, Mar 1996.
-
(1996)
Proceedings of the 1996 Great Lakes Symposium on VLSI
, pp. 29-34
-
-
Ratha, N.K.1
Jain, A.K.2
Rover, D.T.3
-
6
-
-
10044273861
-
A face/object recognition system using FPGA implementation of coarse region segmentation
-
T. Nakano, T. Morie, and A. Iwata, "A face/object recognition system using FPGA implementation of coarse region segmentation," SICE 2003 Annual Conference, vol. 2, pp. 1552-1557, 2003.
-
(2003)
SICE 2003 Annual Conference
, vol.2
, pp. 1552-1557
-
-
Nakano, T.1
Morie, T.2
Iwata, A.3
-
7
-
-
0035164170
-
Xilinx FPGA implementation of an image classifier for object detection applications
-
P. McCurry, F. Morgan, and L. Kilmartin, "Xilinx FPGA implementation of an image classifier for object detection applications," International Conference on Image Processing, vol. 3, pp. 346-349, 2001.
-
(2001)
International Conference on Image Processing
, vol.3
, pp. 346-349
-
-
McCurry, P.1
Morgan, F.2
Kilmartin, L.3
-
8
-
-
0034896977
-
Segmentation of moving objects in image sequence: A review
-
D. S. Zhang and G. Lu, "Segmentation of moving objects in image sequence: A review," Springer Circuits, Systems and Signal Processing (Special Issue on Multimedia Communication Services), vol. 20, pp. 143-183, 2001.
-
(2001)
Springer Circuits, Systems and Signal Processing (Special Issue on Multimedia Communication Services)
, vol.20
, pp. 143-183
-
-
Zhang, D.S.1
Lu, G.2
-
9
-
-
0043169491
-
Memory-based spatio-temporal real-time object segmentation
-
Jan
-
A. Amer, "Memory-based spatio-temporal real-time object segmentation," in Proc. SPIE Int. Symposium on Electronic Imaging, Conf: on Real-Time Imaging (RTI), vol. 5012, pp. 10-21, Jan 2003.
-
(2003)
Proc. SPIE Int. Symposium on Electronic Imaging, Conf: on Real-Time Imaging (RTI)
, vol.5012
, pp. 10-21
-
-
Amer, A.1
|