Implementing Sparse Matrix-Vector multiplication using CUDA based on a hybrid sparse matrix format

ICCASM 2010 - 2010 International Conference on Computer Application and System Modeling, Proceedings

Volumn 11, Issue , 2010, Pages

  Cao, Wei ^a   Lu, Yao ^a   Li, Zongzhe ^a   Wang, Yongxian ^a   Wang, Zhenghua ^a  

^a NATIONAL UNIVERSITY OF DEFENSE TECHNOLOGY   (China)

Author keywords

CUDA; ELLPACK RP; GPU; Matrix format; SpMV

Indexed keywords

CUDA; ELLPACK-RP; GPU; MATRIX; SPMV;

COMPUTER APPLICATIONS; PROGRAM PROCESSORS;

MATRIX ALGEBRA;

EID: 78649624513     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCASM.2010.5623237     Document Type: Conference Paper

References (10)

1. X. Zhang, Y. Zhang, X. Sun, F. Liu, S. Liu, Y. Tang, et al., "Automatic Performance Tuning of SpMV on GPGPU," HPC Asia, Kaohsiung, Taiwan, China, 2009, pp. 173-179.
2. T. Brandvik and G. Pullan, "Acceleration of a two-dimensional Euler flow solver using commodity graphics hardware," Proceedings of the Institution of Mechanical Engineers, Part C: Journal of Mechanical Engineering Science, vol. 221, pp. 1745-1748, 2007.
3. C. J. Thompson, S. Hahn and M. Oskin, "Using modern graphics architectures for general-purpose computing: a framework and analysis," Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, Istanbul, Turkey, 2002, pp. 306-317.
4. J. Nickolls, I. Buck, M. Garland and K. Skadron, "Scalable Parallel Programming with CUDA," Queue, vol. 6, pp. 40-53, 2008, doi:10.1145/1365490.1365500.
5. N. Bell and M. Garland, "Implementing sparse matrix-vector multiplication on throughput-oriented processors," Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis, Portland, Oregon, 2009, pp. 1-11, doi:10.1145/1654059.1654078.
6. L. Buatois, G. Caumon and B. Lëvy, "Concurrent number cruncher: a GPU implementation of a general sparse linear solver," International Journal of Parallel, Emergent and Distributed Systems, vol. 24, pp. 205-223, 2009.
7. F. Vázquez, E. M. Garzón, J. A. Martínez and J. J. Fernández, "The sparse matrix vector product on GPUs," University of Almeria, June 2009.
8. E. Lindholm, J. Nickolls, S. Oberman and J. Montrym, "NVIDIA Tesla: A Unified Graphics and Computing Architecture," IEEE Micro, March-April 2008, pp. 39-55.
9. M. Wafai, "Sparse Matrix-Vector Multiplications on Graphics Processors," Master Thesis, Stuttgart, 2009.
10. The Matrix Market. Available: http://math.nist.gov/MatrixMarket (2010-5-10).