Transient-voltage-clamp circuit design based on constant load line impedance for voltage regulator module

IEEE Transactions on Industrial Electronics

Volumn 57, Issue 12, 2010, Pages 4085-4094

  Lim, Sungkeun ^a   Fan, Jiwei ^a   Huang, Alex Q ^a  

^a NORTH CAROLINA STATE UNIVERSITY   (United States)

Author keywords

DC DC converter; fast transient response; transient voltage clamp (TVC) circuit; voltage regulator (VR) module (VRM)

Indexed keywords

BULK CAPACITORS; CIRCUIT DESIGNS; CLAMP CIRCUIT; CMOS PROCESSS; CONSTANT LOADS; DECOUPLING CAPACITOR; FAST TRANSIENT RESPONSE; OUTPUT CAPACITOR; OUTPUT VOLTAGES; POWER CONSUMPTION; SIMULATION RESULT; TRANSIENT PERFORMANCE; TRANSIENT VOLTAGE CLAMP (TVC) CIRCUIT; VOLTAGE REGULATIONS; VOLTAGE REGULATOR MODULE;

CAPACITORS; CMOS INTEGRATED CIRCUITS; ELECTRIC POTENTIAL; HVDC POWER TRANSMISSION; TRANSIENT ANALYSIS; VOLTAGE CONTROL; VOLTAGE REGULATORS;

INTEGRATED CIRCUIT MANUFACTURE;

EID: 78349290060     PISSN: 02780046     EISSN: None     Source Type: Journal    
DOI: 10.1109/TIE.2010.2042419     Document Type: Article

References (30)

1. R. Miftakhutdinov, "Analysis and optimization of synchronous buck converter at high slew-rate load current transients, " in Proc. IEEE Power Electron. Spec. Conf., 2000, pp. 714-721.
2. R. P. Singh, A. M. Khambadkone, G. S. Samudra, and Y. C. Liang, "Optimal power converter topology for powering future microprocessor demands, " in Proc. IEEE IECON, Nov. 2004, pp. 530-535.
3. K. Yao, X. Y. Meng, and F. C. Lee, "Design considerations for VRM transient response based on the output impedance, " IEEE Trans. Power Electron., vol. 18, no. 6, pp. 1270-1277, Nov. 2003.
4. K. Yao, Y. Ren, and F. C. Lee, "Critical bandwidth for the load transient response of voltage regulator modules, " IEEE Trans. Power Electron., vol. 19, no. 6, pp. 1454-1461, Nov. 2004.
5. P. L. Wong, F. C. Lee, P. Xe, and K. Yao, "Critical inductance in voltage regulator modules, " IEEE Trans. Power Electron., vol. 17, no. 4, pp. 485-492, Jul. 2002. (Pubitemid 34861808)
6. S. A. Chickamenahalli, S. Mahadevan, E. Stanford, and K. Merley, "Effect of target impedance and control loop design on VRM stability, " in Proc. IEEE Appl. Power Electron. Conf., 2002, pp. 196-202.
7. M. Castilla, L. G. de Vicuña, J. M. Guerrero, J. Matas, and J. Miret, "Designing VRM hysteretic controllers for optimal transient response, " IEEE Trans. Ind. Electron., vol. 54, no. 3, pp. 1726-1738, Jun. 2007.
8. G. Garcerá, A. Abellán, and E. Figueres, "Sensitivity study of the control loops of dc-dc converters by means of robust parametric control theory, " IEEE Trans. Ind. Electron., vol. 49, no. 3, pp. 581-586, Jun. 2002.
9. M. D. L. del Casale, N. Femia, P. Lamberti, and V. Mainardi, "Selection of optimal closed-loop controllers for DC-DC regulators based on nominal and tolerance design, " IEEE Trans. Ind. Electron., vol. 51, no. 4, pp. 840-849, Aug. 2004.
10. T. Sato, T. Nabeshima, K. Nishijima, and T. Nakano, "DC-DC converters with a novel hysteretic PWM controller, " in Proc. IEEE IECON, Nov. 2006, pp. 2729-2733.
11. A. Barrado, R. Vazques, A. Lazaro, J. Pleite, J. Vazques, and E. Olias, "Stability analysis of linear-non control (LnLc) applied to fast transient response DC-DC converters, " in Proc. IEEE Power Electron. Spec. Conf., 2003, pp. 1175-1180.
12. S. K. Mishra and K. D. T. Ngo, "Dynamic characterization of the synthetic ripple modulator in a tightly regulated distributed power application, " IEEE Trans. Ind. Electron., vol. 56, no. 4, pp. 1164-1173, Apr. 2009.
13. L. Amoroso, M. Donati, X. Zhou, and F. C. Lee, "Single shot transient suppressor for high current high slew rate microprocessor, " in Proc. IEEE Appl. Power Electron. Conf., 1999, pp. 284-288.
14. A. M. Wu and S. R. Sanders, "An active clamp circuit for voltage regulation module (VRM) applications, " IEEE Trans. Power Electron., vol. 16, no. 5, pp. 623-634, Sep. 2001.
15. X. Wang, I. Batarseh, S. A. Chickamenahalli, and E. Standford, "VR transient improvement at high slew rate load-Active transient voltage compensator, " IEEE Trans. Power Electron., vol. 22, no. 4, pp. 1472-1479, Jul. 2007.
16. R. P. Singh and A. M. Khambadkone, "A buck-derived topology with improved step-down transient performance, " IEEE Trans. Power Electron., vol. 23, no. 6, pp. 2855-2866, Nov. 2008.
17. N. K. Poon, C. P. Liu, and M. H. Pong, "A low cost dc-dc stepping inductor voltage regulator with transient loading response, " in Proc. IEEE Appl. Power Electron. Conf., 2001, pp. 268-272.
18. J. Zhang, "Synchronous buck converter with improved transient performance, " U. S. Patent 6 753 723, Jun. 22, 2004.
19. X. Zhang and A. Q. Huang, "Impacts of transient voltage clamp on CPU power delivery, " in Proc. IEEE Power Electron. Spec. Conf., 2004, pp. 629-632.
20. S. Lim and A. Q. Huang, "Design of a transient voltage clamp (TVC) based on output impedance analysis, " in Proc. IEEE Appl. Power Electron. Conf., 2007, pp. 1636-1638.
21. A. Khaligh, A. P. Friedl, P. Chapman, and A. Emadi, "Anticipatory control of voltage regulator modules, " in Proc. IEEE IECON, Nov. 2007, pp. 1542-1547.
22. E. Meyer, Z. Zhang, and Y. F. Liu, "Controlled auxiliary circuit with measured response for reduction of output voltage overshoot in buck converters, " in Proc. IEEE Appl. Power Electron. Conf., 2009, pp. 1367-1373.
23. K. Yao, "High-frequency and high-performance VRM design for the next generations of processors, " Ph. D. dissertation, Dept. Elect. Eng., Virginia Polytechnic Inst. State Univ., Blacksburg, VA, 2004.
24. Y. Ren, "High frequency, high efficiency two-stage approach for future microprocessors, " Ph. D. dissertation, Dept. Elect. Eng., Virginia Polytechnic Instit. State Univ., Blacksburg, VA, 2005.
25. Y. Ma, "Design of active clamp for fast transient voltage regulator-down (VRD) applications, " M. S. thesis, Dept. Elect. Eng., Virginia Polytechnic Inst. State Univ., Blacksburg, VA, 2004.
26. Intel's VRM11 Specification and Roadmap.
27. Intersil ISL6565A Data Sheet.
28. S. Skoczowski, S. Domek, K. Pietrusewicz, and B. Broel-Plater, "A method for improving the robustness of PID control, " IEEE Trans. Ind. Electron., vol. 52, no. 6, pp. 1669-1676, Dec. 2005.
29. E. Figueres, G. Garcerá, J. Benavent, M. Pascual, and J. Martínez, "Adaptive two-loop voltage-mode control of dc-dc switching converters, " IEEE Trans. Ind. Electron., vol. 53, no. 1, pp. 239-253, Feb. 2006.
30. J. M. Guerrero, L. García de Vicuña, J. Matas, M. Castilla, and J. Miret, "Output impedance design of parallel-connected UPS inverters with wireless load-sharing control, " IEEE Trans. Ind. Electron., vol. 52, no. 4, pp. 1126-1135, Aug. 2005.