메뉴 건너뛰기




Volumn 6274 LNCS, Issue , 2010, Pages 299-309

Implementation of a power-aware dynamic fault tolerant mechanism on the ubichip platform

Author keywords

Bio inspiration; BISR; Dynamic Fault Tolerance; PERPLEXUS; Power awareness; Reconfiguration; Self replication; Ubichip

Indexed keywords

BIO-INSPIRATION; BISR; PERPLEXUS; POWER-AWARENESS; RECONFIGURATION; SELF-REPLICATIONS; UBICHIP;

EID: 78049395866     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-642-15323-5_26     Document Type: Conference Paper
Times cited : (1)

References (11)
  • 2
    • 78049399836 scopus 로고    scopus 로고
    • 2009 ITRS report, emerging research materials
    • International technology roadmap for semiconductors
    • International technology roadmap for semiconductors. 2009 ITRS report, emerging research materials. Technical report (2010)
    • (2010) Technical Report
  • 3
    • 18144379770 scopus 로고    scopus 로고
    • Fault tolerant ICs by area-optimized error correcting codes
    • IEEE Computer Society, Los Alamitos
    • Kleihorst, R. P., Benschop, N. F.: Fault tolerant ICs by area-optimized error correcting codes. In: IOLTW, p. 143. IEEE Computer Society, Los Alamitos (2001)
    • (2001) IOLTW , pp. 143
    • Kleihorst, R.P.1    Benschop, N.F.2
  • 4
    • 70449806030 scopus 로고    scopus 로고
    • A reconfigurable architecture for emulating large-scale bio-inspired systems
    • CEC 2009, 18-21
    • Moreno, J. M., Madrenas, J.: A reconfigurable architecture for emulating large-scale bio-inspired systems. In: IEEE Congress on Evolutionary Computation, CEC 2009, pp. 126-133, 18-21 (2009)
    • (2009) IEEE Congress on Evolutionary Computation , pp. 126-133
    • Moreno, J.M.1    Madrenas, J.2
  • 5
    • 4944258212 scopus 로고    scopus 로고
    • IC cost reduction by applying embedded fault tolerance for soft errors
    • Nieuwland, A. K., Kleihorst, R. P.: IC cost reduction by applying embedded fault tolerance for soft errors. J. Electronic Testing 20(5), 533-542 (2004)
    • (2004) J. Electronic Testing , vol.20 , Issue.5 , pp. 533-542
    • Nieuwland, A.K.1    Kleihorst, R.P.2
  • 7
    • 35248820241 scopus 로고    scopus 로고
    • A dynamic routing algorithm for a bio-inspired reconfigurable circuit
    • Cheung, P. Y. K., Constantinides, G. A., de Sousa, J. T. eds., Springer, Heidelberg
    • Thoma, Y., Sanchez, E., Moreno, J. M., Tempesti, G.: A dynamic routing algorithm for a bio-inspired reconfigurable circuit. In: Cheung, P. Y. K., Constantinides, G. A., de Sousa, J. T. (eds.) Field-Programmable Logic and Applications, pp. 681-690. Springer, Heidelberg (2003)
    • (2003) Field-Programmable Logic and Applications , pp. 681-690
    • Thoma, Y.1    Sanchez, E.2    Moreno, J.M.3    Tempesti, G.4
  • 9
    • 51949095822 scopus 로고    scopus 로고
    • Self-replication mechanism by means of self-reconfiguration
    • Lukowicz, P., Thiele, L., Tröster, G. eds., Springer, Heidelberg
    • Thoma, Y., Upegui, A., Perez-Uribe, A., Sanchez, E.: Self-replication mechanism by means of self-reconfiguration. In: Lukowicz, P., Thiele, L., Tröster, G. (eds.) ARCS 2007. LNCS, vol. 4415. Springer, Heidelberg (2007)
    • (2007) ARCS 2007. LNCS , vol.4415
    • Thoma, Y.1    Upegui, A.2    Perez-Uribe, A.3    Sanchez, E.4
  • 11
    • 77950506389 scopus 로고    scopus 로고
    • Implementation of a dynamic fault-tolerance scaling technique on a self-adaptive hardware architecture
    • Prasanna, V. K., Torres, L., Cumplido, R. eds., Cancun, Quintana Roo, Mexico, December 9-11, IEEE Computer Society, Los Alamitos
    • Vargas, J. S., Moreno, J. M., Madrenas, J., Cabestany, J.: Implementation of a dynamic fault-tolerance scaling technique on a self-adaptive hardware architecture. In: Prasanna, V. K., Torres, L., Cumplido, R. (eds.) Proceedings of ReConFig 2009:2009 International Conference on Reconfigurable Computing and FPGAs, Cancun, Quintana Roo, Mexico, December 9-11, pp. 445-450. IEEE Computer Society, Los Alamitos (2009)
    • (2009) Proceedings of ReConFig 2009:2009 International Conference on Reconfigurable Computing and FPGAs , pp. 445-450
    • Vargas, J.S.1    Moreno, J.M.2    Madrenas, J.3    Cabestany, J.4


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.