SMT-based formal verification of a TTEthernet synchronization function

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 6371 LNCS, Issue , 2010, Pages 148-163

  Steiner, Wilfried ^a   Dutertre, Bruno ^b  

^a TTTech North America   (Austria)

^b SRI INTERNATIONAL   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CLOCK SYNCHRONIZATION; COMMUNICATION INFRASTRUCTURE; COMPRESSION FUNCTIONS; CORE ELEMENTS; DATAFLOW; END SYSTEMS; FAULT-TOLERANT; FORMAL PROOFS; FORMAL VERIFICATIONS; MIXED-CRITICALITY SYSTEMS; MODEL CHECKER; MULTIPLE FAILURES; SHARED NETWORK; SINGLE NETWORKS; SYNCHRONIZATION STRATEGIES; TEMPORAL PARTITIONING; TIME-TRIGGERED COMMUNICATIONS; TIMEBASE; VERIFICATION PROCESS;

CRITICALITY (NUCLEAR FISSION); FAULT TOLERANT COMPUTER SYSTEMS; INFORMATION SERVICES; MODEL CHECKING; SYNCHRONIZATION; THEOREM PROVING;

FORMAL METHODS;

EID: 77958073618     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-642-15898-8_10     Document Type: Conference Paper

References (10)

1. Steiner, W.: TTEthernet Specification, TTA Group (2008), http://www.ttagroup.org
2. Kopetz, H., Ademaj, A., Grillinger, P., Steinhammer, K.: The time-triggered eth-ernet (tte) design. In: 8th IEEE International Symposium on Object-oriented Real-time Distributed Computing (ISORC), Seattle, Washington (May 2005)
3. Kopetz, H., Ochsenreiter, W.: Clock synchronization in distributed real-time sys-tems. IEEE Trans. Comput. 36(8), 933-940 (1987)
4. Lundelius, J., Lynch, N.: An upper and lower bound for clock synchronization. Information and Control 62, 190-204 (1984)
5. Pfeifer, H.: Formal Analysis of Fault-Tolerant Algorithms in the Time-Triggered Architecture. Ph.D. dissertation, Universiẗat Ulm, Germany (2003)
6. http://www.informatik.uni-ulm.de/ki/Papers/pfeifer03-diss.pdf
7. Pike, L.: Formal verification oftime-triggered systems. Ph.D. dissertation. Indiana University (2006)
8. Dutertre, B., Sorea, M.: Modeling and Verification of a Fault-Tolerant Real-Time Startup Protocol Using Calendar Automata. In: Lakhnech, Y., Yovine, S. (eds.) FORMATS 2004 and FTRTFT 2004. LNCS, vol. 3253, pp. 199-214. Springer, Heidelberg (2004)
9. Brown, G.M., Pike, L.: Easy parameterized verification of biphase mark and 8N1 protocols. In: Hermanns, H., Palsberg, J. (eds.) TACAS 2006. LNCS, vol. 3920, pp. 58-72. Springer, Heidelberg (2006)
10. Steiner, W.: TTEthernet Executable Formal Specification, Marie Curie Technical Deliverable RO-A (2009), Available via TTA Group, http://www.ttagroup. org/