Fault current limiter based on resonant circuit controlled by power semiconductor devices;Limitador de corrente de curto-circuito baseado em circuito ressonante controlado por dispositivos semicondutores de potência

IEEE Latin America Transactions

Volumn 5, Issue 5, 2007, Pages 311-320

  Lanes, Matusalém M ^a,b   Braga, Henrique A C ^a   Barbosa, Pedro G ^a  

^a FEDERAL UNIVERSITY OF JUIZ DE FORA   (Brazil)

^b CENTRO FEDERAL DE EDUCAÇÃO TECNOLÓGICA DE MINAS GERAIS   (Brazil)

Author keywords

[No Author keywords available]

Indexed keywords

CIRCUIT TOPOLOGY; DIGITAL MODEL; ELECTRIC NETWORKS; FAULT CURRENT LIMITER; PARALLEL RESONANT CIRCUIT; POWER SEMICONDUCTOR DEVICES; SIMULATION PACKAGES; TRANSIENT RESPONSE; TRANSMISSION AND DISTRIBUTION;

COMPUTER SIMULATION; DYNAMIC RESPONSE; ELECTRIC FAULT CURRENTS; ELECTRIC NETWORK ANALYSIS; ELECTRIC NETWORK TOPOLOGY; LIMITERS; POWER ELECTRONICS; SEMICONDUCTOR DEVICE MANUFACTURE; SEMICONDUCTOR SWITCHES;

RESONANT CIRCUITS;

EID: 77958066652     PISSN: 15480992     EISSN: None     Source Type: Journal    
DOI: 10.1109/TLA.2007.4378523     Document Type: Article

References (22)

1. J. A. Filho e K. H. Hartung, "Aplicação de novas técnicas de limitação de curto-circuito face à conexão de produtores independentes à rede básica sob o novo ambiente desrugulamentado do setor elétrico brasileiro", Anais do XVI SNPTEE - GSE / 005, Campinas, São Paulo, Out. 2001.
2. R. L. Carletti, L. C. G. Lopes and P. G. Barbosa,"A dispersed generation system based on photovoltaic cells: converter configuration and switching strategy", Proceedings of COBEP'2003, Fortaleza, Brasil, 2003.
3. E. H. Watanabe, P. G. Barbosa, K. C. Almeida, and G. N. Taranto, "Tecnologia FACTS - tutorial", Revista Controle & Automação, SBA, Vol. 9, No. 1, Jan-Abr 1998, pp. 39-55.
4. G. Reed, J. J. Paserba and P. Slavantis, "The FACTS on resolving transmission gridlock", IEEE Power & Energy Magazine , pp. 41-46, Sept/Oct 2003.
5. N. G. Hingorani, "Introducing custom power", IEEE Spectrum, June 1995, pp. 41-48.
6. A. M. Monteiro, "UM estudo de dispositivos limitadores de corrente de curto-circuito com ênfase no IPC (Interphase Power Controller)", Dissertação de mestrado, COPPE-Universidade Federal do Rio de Janeiro, Fev. 2005.
7. G. Tang and M. R. Iravani, "Application of a Fault Current Limiter To Minimize Distributed Generation Impact on Coordinated Relay Protection", International Conference on Power System Transients (IPST 05), Montreal, Canadá, June, 2005, Paper No. IPST05 - 158.
8. G. Karaday, "Concept of a combined short circuit limiter and series compensator", IEEE Transactions on Power Delivery, Vol. 6, No. 6, July 1991, pp. 1031-1037.
9. G. Karaday, "Principles of fault current limitation by a resonant LC circuit", IEE PROCEEDINGS-C, Vol. 139, No. 1, Jan. 1992, pp. 1-6.
10. P.K. Steimer, H. Grüning, J. Werninger and D. Schröder, "State-of-Art Verification of The Hard-driven GTO Inverter Development for a 100 MVA Intertie", Proc. of the IEEE Power Electronics Specialist Conference - PESC'94, 1994, pp. 1401-1407.
11. B.J. Baliga, "Power ICs in the Saddle", IEEE Spectrum, July, 1995, pp. 34-49.
12. Y. Takahashi, K. Yoshikawa, M. Soutome, T. Fujii, M. Ichijyou and Y. Seki, "2.5 kV / 1 kA power pack IGBT", Proc. of the 8th International Symposium on Power Semiconductor Devices and ICs, Maui, Hawai, pp. 299-302, 1996.
13. Z. Xueqiang and C. Chen, "Circuit analysis of a thyristor controlled series compensation", IEEE-PES Winter Meeting, Vol. 2, pp. 1067-1072, Feb 1999.
14. Y. Tanaka, H. Taniguchi, M. Egawa, H. Fujita, M. Watanabe, and H. Konishi, "Using a miniature model and emtp simulations to evaluate new methods to control and protect a thyristor-controlles series compensator", IEEE-PES Winter Meeting, Vol. 2, pp. 1196-1201, Feb. 1999.
15. F.M. Vianelli, A.Y. Takemoto, P.G. Barbosa and E.H. Watanabe, "TCSC operation as a solid-state current limiter", Proc. of COBEP'2003, Fortaleza, Brasil, 2003.
16. "Intuitive guide to principles of communications - unlocking phase locked loop part 1 and 2", World Wide Web. [Online]. Available: www.complextoreal.com, acessado em 22-06-2005.
17. N. Mohan, T. Undeland and W.P. Robbins, "Power electronics: converter, applications and design" 3nd Edition, McGraw-Hill, 2003.
18. A.Y. Wu and Y. Yin, "Fault-Current Limiter Applications in Medium and High Voltage Power Distribution Systems", IEEE Transactions on Industry Applications, Vol. 34, No. , Jan.-Fev. 1998, pp. 236-242.
19. L.C.G. Lopes, R.L. Carletti and P.G. Barbosa, "Implementation of a Digital and Deadbeat PLL Circuit Based on Instantaneous Power Theory with DSP TMS320F243", Proc. of COBEP'2003, Fortaleza, Brasil, 2003.
20. D.R. Costa Jr. and L.G.B. Rolim and M. Aredes, "Analysis and Software Implementation of a Robust Synchronizing Circuit - PLL Circuit", IEEE International Symposium on Industrial Electronics - ISIE '03, Vol. 1, pp. 292-297, June 2003.
21. F.P. Marafão, S.M. Deckmann, J.A. Pomílio e R.Q Machado, "Metodologia de Projeto e Análise de Algoritmos de Sincronismo PLL", Revista Eletrônica de Potência, Vol. 10, No. 1, pp. 7-14, Jun. 2005.
22. Klaus Habur, Donal O Leary, "FACTS - For Cost Effective and Reliable Transmission of Electrical Energy", SIEMENS, Erlangen, Germany, 2005.