A high-efficiency cross-coupled charge pump for flash memories

Proceedings - 2nd IEEE International Conference on Advanced Computer Control, ICACC 2010

Volumn 3, Issue , 2010, Pages 130-133

  Wang, Yi Ran ^a   Yu, Zong Guang ^b  

^a JIANGNAN UNIVERSITY   (China)

^b CHINA ELECTRONICS TECHNOLOGY GROUP CORPORATION   (China)

Author keywords

Charge pump; Efficiency; Flash memory; Power loss

Indexed keywords

CHARGE PUMP; CHARGE PUMP STRUCTURE; CMOS PROCESSS; CROSS-COUPLED; HIGH EFFICIENCY; HIGHER EFFICIENCY; MAXIMUM EFFICIENCY; POWER-LOSSES; REDUCING POWER; RIPPLE VOLTAGE; SUPPLY VOLTAGES;

CMOS INTEGRATED CIRCUITS; ELECTRIC CHARGE; PUMPS;

FLASH MEMORY;

EID: 77957962630     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICACC.2010.5486757     Document Type: Conference Paper

References (9)

1. T. Kawahara, T. Kobayashi, Y. Jyouno, S. Saeki, N. Miyamoto, T. Adachi, M. Kato, A. Sato, J. Yugami, H. Kume, and K. Kimura, "Bit line clamped sensing multiplex and accurate high voltage generator for quarter-micron flash memories," IEEE J. Solid-State Circuits, vol. 31, pp. 1590-1600, Nov. 1996.
2. T. Tanzawa, T. Tanaka, K. Takeuchi, and H. Nakamura, "Circuit technologies for a single-1.8 V flash memory," IEEE J. Solid State Circuits, vol.31, no.1, 2002, pp84-89.
3. J. F. Dickson," On-chip high voltage generation in MNOS integrated circuits using an improved voltage multiplier technique", IEEE J. Solid State Circuits, Vol. SC-11, No. 3, 1976, pp. 374-378.
4. T. Tanzawa and T. Tanaka," A dynamic analysis of the Dickson charge pump circuit", IEEE J. Solid State Circuits, Vol. 32, No. 8, 1997, pp. 1231-1240.
5. Nakagome, Y.; et al.: An experimental 1.5-V 64-Mb DRAM, IEEE Journal of Solid-State Circuits (JSSC), Apr. 1991, pp. 465-4721.
6. Favrat, P.; Deval, P.; Declercq, M.J.: A high efficiency CMOS voltage doubler. IEEE Journal of Solid-State Circuits (JSSC), Mar. 1998, pp. 410- 416.
7. Mohan, N. S.; Ma, D.: Low-ripple CMOS switched capacitor power converter with closed-loop interleaving regulation. IEEE Custom Integrated Circuits Conferences (CICC), Sep. 2006, pp. 245-248.
8. H. Lee et. al, "A SC DC-DC converter with pseudo-continuous output regulation using a three-stage switchable opamp", IEEE J. of Solid-State Circuits, Vol.1, pp. 288-289, Feb. 2005.
9. Su, F.; Ki, W.H; Tsui, C.Y.: High efficiency cross-coupled doubler with no reversion loss. International Symposium on Circuits and Systems (ISCAS), May 2006, pp. 2761-2764.