An investigation into the security of self-timed circuits

Proceedings - International Symposium on Asynchronous Circuits and Systems

Volumn , Issue , 2003, Pages 206-215

  Yu, Z C ^a   Furber, S B ^a   Plana, L A ^a  

^a UNIVERSITY OF MANCHESTER   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER CIRCUITS; SIDE CHANNEL ATTACK; TIMING CIRCUITS;

CLOCK SIGNAL; COMPATIBLE PROCESSORS; CONVENTIONAL POWER; DIFFERENTIAL POWER ANALYSIS; DUAL RAIL ENCODING; SELF-TIMED; SELF-TIMED CIRCUITS; SENSITIVE APPLICATION; TIMING ANALYSIS; TIMING REFERENCES;

CLOCKS;

EID: 77957955928     PISSN: 26431394     EISSN: 26431483     Source Type: Conference Proceeding    
DOI: 10.1109/ASYNC.2003.1199180     Document Type: Conference Paper

References (19)

1. Kocher, P.; Jaffe, J. and Jun, B., "Introduction to Differential Power Analysis and Related Attacks", http:/www.cryptography.com/dpa/, 1998.
2. Anderson, R., "Why Cryptoystems Fail", Communications of ACM, 37(11), pp 32-40, 1994
3. Anderson, R. and Kuhn, M., "Tamper resistance-a cautionary notice", Proc. Second USENIX Workshop on Electronic Commerce, Oakland California, 1996
4. Anderson, R., "Security Engineering - a Guide to Building Dependable Distributed Systems", Chap 15 Emission Security, WILEY
5. Anderson, R. and Kuhn, M., "Low Cost Attacks on Tamper Resistant Devices", Proc. Security Protocols Workshop, Paris, 1997
6. Biham, E. and Shamir, A., "Differential Fault Analysis of Secret Key Cryptosystem", Proc. CRYPTO'97, pp 513-525
7. Kocher, P., "Timing attacks on implementations of Diffie-Hellman, RSA, DSS and other system", in Proceeding of CRYFTO'96, Santa Barbara, August 1996
8. Kocher, P.; Jaffe, J. and Jun, B., "Differential Power Analysis", Proc. CRYPTO'99, Santa Barbara, 1999.
9. Kommerling, O. and Kuhn, M.G., "Design Principles for Tamper-Resistant Smartcard Processors", USENIX Workshop on Smartcard Technology, Chicago, May 1999.
10. Messerges, T.S.; Dabbish, E.A. and Sloan, R.H., "Investigation of Power Analysis Attacks on Smartcards", USENIX Workshop on Smartcard Technology, Chicago, May 1999.
11. Skorobogatov, S. and Anderson, R., "Optical Fault Induction Attacks", Proc. Workshop on Cryptographic Hardware and Embedded Systems, San Francisco, 2002
12. Weingart, S., "Physical Security Attacks and Defences for Computing Systems", Secure System and Smart Cards, IBM T.J. Watson.
13. Moore, S.; Anderson, R.; Cunningham, P.; Mullins, R. and Taylor, G., "Improving Smart Card Security using Self-timed Circuits", Proc. Async2002, Manchester, 2002
14. Yu, Z.C. and Furber, S.B., "Defeating Power Analysis Attacks", Proc. of 9th UK Asynchronous Forum, Cambridge, December 2000.
15. Plana, L.A.; Riocreux, P.A. and et al. "SPA - A Synthesizable Amulet Core for Smartcard Applications", Proc. of Async'02, Manchester, April 2002
16. Bardsley, A., "Implementing Balsa Handshake Circuits", Ph.D thesis, University of Manchester, 2000
17. Weste, N. and Eshraghian, K., "Principles of CMOS VLSI Design - A Systems Perspective SE", pp 231-238.
18. Furber, S.B., "ARM System-on-Chip Architecture", ISBN 0-201-67519-6, Addison Wesley, 2000.
19. The Mathworks Inc., "The student Edition of Matlab", ISBN 0-13-855974-0, Prentice Hall.