Low-latency asynchronous FIFO's using token rings

Proceedings - International Symposium on Asynchronous Circuits and Systems

Volumn , Issue , 2000, Pages 210-220

  Chelcea, Tiberiu ^a   Nowick, Steven M ^a  

^a Department of Earth and Environmental Sciences   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ASYNCHRONOUS FIFO; CIRCULAR ARRAYS; DATA BUS; DATA ITEMS; INPUT AND OUTPUTS; LOW LATENCY; SIMULATION RESULT; TOKEN RINGS;

ASYNCHRONOUS SEQUENTIAL LOGIC; THROUGHPUT; WIRELESS SENSOR NETWORKS;

DATA STRUCTURES;

EID: 77957931327     PISSN: 15228681     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASYNC.2000.837024     Document Type: Conference Paper

References (24)

1. Ivan Sutherland, "Micropipelines," Communications of the ACM, 32(6):720-738, June 1989.
2. Alain Martin, "The Design of a Self-timed Circuit for Distributed Mutual Exclusion," Proceedings of the 1985 Chapel Hill Conference on VLSI, pp. 245-260, Computer Science Press, 1985. (Pubitemid 16515925)
3. Alain Martin, "Programming in VLSI: From Communicating Processes to Delay-Insensitive Circuits," Developments in Concurrency and Communication, UT Year of Programming Series, pp. 1-64, Addison-Wesley, 1990.
4. Jo C. Ebergen, "Arbiters: An Exercise in Specifying and Decomposing Asynchronously Communicating Components," Science of Computer Programming 18 (1992), pg. 223-245.
5. Erik Brunvand, "Low latency self-timed flow-through FIFOs," Advanced Research in VLSI, pp. 76-90, IEEE Computer Society Press, 1995.
6. J. T. Yantchev and C. G. Huang and M. B. Josephs and I. M. Nedelchev, "Low-Latency Asynchronous FIFO Buffers," Asynchronous Design Methodologies, pp. 24-31, IEEE Computer Society Press, May 1995.
7. Kees van Berkel and Martin Rem, "VLSI Programming of Asynchronous Circuits for Low Power," Asynchronous Digital Circuit Design, Workshops in Computing, pp. 152-210, Springer-Verlag, 1995.
8. Ad Peeters, "Single-Rail Handshake Circuits," PhD. Thesis, Eindhoven Technical University, 1996.
9. J. Cortadella and M. Kishinevsky and A. Kondratyev and L. Lavagno and A. Yakovlev, "Petrify: a tool for manipulating concurrent specifications and synthesis of asynchronous controllers," IEICE Transactions on Information and Systems, Vol. E80-D, Number 3, pp. 315-325, March 1997.
10. Steven M. Nowick, "Automatic Synthesis of Burst-Mode Asynchronous Controllers," PhD Thesis, CSL-TR-95-686, Stanford University, Department of Computer Science, 1993.
11. S.B. Furber, J. Liu, "Dynamic logic in four-phase micropipelines," Proc. of ASYNC'96. IEEE Computer Society Press, March 1996.
12. R. Kol, R. Ginosar, "A doubly-latched asynchronous pipeline," Proc. of ICCD'96, pg. 706-711, October 1996.
13. Charles E. Molnar, I.W. Jones, W.S. Coates, J.K. Lexau. S.M. Fairbanks, I.E. Sutherland, "Two FIFO Ring Performance Experiments" Proceedings of the IEEE, 87(2). pp. 297-307, February 1999.
14. D. Dill, S.M. Nowick, R. Sproull, "Specification and Automatic Verification of Self-Timed Queues," Formal Methods in System Design 1:29-60 (1992).
15. A.V. Yakovlev, A.M. Koelmans, L. Lavagno, "High-Level Modeling and Design of Asynchronous Interface Logic", IEEE Design and Test of Computers, Spring 1995.
16. A.V. Yakovlev, "Concurrency Models for Designing Interface Logic in Distributed Systems", Technical Report 285, Univ. of Newcastle upon Tyre, November 1989.
17. K.K. Yi, "The Design of a Self-Timed Low Power FIFO Using a Word-Slice Structure", M. Phil Thesis, Univ. of Manchester, September 1998.
18. T.-A. Chu, "Synthesis of Self-Timed VLSI Circuits from. Graph-Theoretic Specifications", PhD Thesis, MIT'Laboratory for Computer Science, Number MIT/LCS/TR-393, June 1987.
19. M. Kishinevsky, A. Kondratyev, A. Taubin, V. Varshavsky "Concurrent Hardware: The Theory and Practice of Self-Timed Design", Willey and Sons, 1993.
20. R.M. Fuhrer, S.M. Nowick, M. Theobald, N.K. Jha, B. Lin, L. Plana, "MINIMALIST: An environment for Synthesis, Verification and Testability of Burst-Mode Asynchronous Machines," CUCS-020-99, Columbia University, Computer Science Department, 1999.
21. R.M. Fuhrer, "Sequential Optimization of Asynchronous and Synchronous Finite-State Machines: Algorithms and Tools," PhD Thesis, Columbia University, May 1999.
22. R. Negulescu, "A Technique for Finding and Verifying Speed-Dependences in Gate Circuits", Proc. International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (TAU), December 1997.
23. Chris J. Myers, "Computer Aided Synthesis and Verification of Gate-Level Timed Circuits", PhD Thesis, Stanford University, October, 1995.
24. L. S. Nielsen, J. Sparsø, "A Low-power Asynchronous Data-path for a FIR Filter Bank," Proc. of Async'96. IEEE Computer Society Press, March 1996.