A reconfigurable Linear Feedback Shift Register (LFSR) for the Bluetooth system

Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems

Volumn 2, Issue , 2001, Pages 991-994

  Kitsos, P ^a   Sklavos, N ^a   Zewas, N ^a   Koufopavlou, O ^a  

^a UNIVERSITY OF PATRAS   (Greece)

Author keywords

[No Author keywords available]

Indexed keywords

BLUETOOTH SYSTEMS; CLOCK GATING; DECRYPTION ALGORITHM; DESIGN TECHNIQUE; ENCRYPTION KEY; GRAY CODES; LINEAR FEEDBACK SHIFT REGISTERS; LOW POWER; POWER CONSUMPTION REDUCTION; RE-CONFIGURABLE; RECONFIGURABLE LFSR; STANDARD CELL; SWITCHING ACTIVITIES; VHDL LANGUAGE;

BLUETOOTH; COMPUTER HARDWARE DESCRIPTION LANGUAGES; CRYPTOGRAPHY; ELECTRIC BATTERIES; ELECTRONIC EQUIPMENT;

SHIFT REGISTERS;

EID: 77956808927     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (9)

1. st, 1999.
2. M. Abramovici, M. A. Breuer, A. D. Friedman, "Digital Systems Testing and Testable Design ", IEEE Press, New York, 1990, pp 432-448.
3. Tom Balph, "LFSR counters implement binary polynomial generators", Motorola Semiconductor, May 21, 1998.
4. M. Brazzorola, F. Fummi, "Power Characterization of LFSRs", Proceedings IEEE International Symposium on Defect and Fault Tollerance in VLSI Systems, Albuquerque, New Mexico, 1-3 November 1999, pp. 139-147.
5. A. P. Chandrakasan, A. Burstein, and R. W. Brodersen, "A Low-Power Chipset for a Portable Multimedia I/O Terminal", IEEE Journal of Solid-State Circuits, VOL. 29, No. 12, December 1994.
6. Q. Wu, M. Pedram and X. Wu, "Clock-Gating and Its Application to Low Power Design of Sequential Circuits", IEEE Trans. On Circuits And Systems. Fundamental theory and Applications, vol. 47, No 103, March 2000.
7. th Euromicro Conference (EUROMICRO 1999).
8. H. Mehta, R.M. Owens, M.J. Irwin, "Some issues in gray code addressing". In Sixth Great Lake Symposium on VLSI, Proceedings, pages 178-181, March 1996.
9. N. Zervas, S. Theoharis, D. Soudris, CE. Goutis, and A. Thanailakis, "Generalized Low Power Design Flow", LPGD Project (ESPRIT 25256), Deliverable Report LPGD/WP2/UP/D1.3R1, pp. 11-15, Jan 1999.