Robust design methods for hardware accelerators for iterative algorithms in scientific computing

Proceedings - Design Automation Conference

Volumn , Issue , 2010, Pages 254-257

  Kinsman, Adam B ^a   Nicolici, Nicola ^a  

^a MCMASTER UNIVERSITY   (Canada)

Author keywords

Bit width allocation; Satisfiability modulo theory

Indexed keywords

BIT-WIDTH; DATA FLOW; HARDWARE ACCELERATION; HARDWARE ACCELERATORS; ITERATIVE ALGORITHM; KEY PARTS; NUMERICAL DATA; POINT DATA; ROBUST DESIGN METHODS; SATISFIABILITY; SCIENTIFIC COMPUTING; SCIENTIFIC COMPUTING APPLICATIONS;

ALGORITHMS; COMPUTER AIDED DESIGN; EMBEDDED SOFTWARE; PRODUCT DESIGN; UBIQUITOUS COMPUTING;

EMBEDDED SYSTEMS;

EID: 77956204830     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1837274.1837339     Document Type: Conference Paper

References (12)

1. C. Fang, R. Rutenbar, and T. Chen. Fast, Accurate Static Analysis for Fixed-point Finite-precision Effects in DSP Designs. In Proc. International Conference on Computer Aided Design (ICCAD), pages 275-282, 2003.
2. M. Franzle and C. Herde. HySAT: An Efficient Proof Engine for Bounded Model Checking of Hybrid Systems. Formal Methods in System Design, 30(3):178-198, June 2007.
3. A. Gaffar, O. Mencer, and W. Luk. Unifying Bit-width Optimisation for Fixed-point and Floating-point Designs. In Proc. IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM), pages 79-88, 2004.
4. IEEE. IEEE Standard for Floating-Point Arithmetic. IEEE Std 754-2008, pages 1-58, 29 2008.
5. J. Cong and K. Gururaj and B. Liu and C. Liu and Z. Zhang and S. Zhou and Y. Zou. Evaluation of Static Analysis Techniques for Fixed-Point Precision Optimization. In Proc. International Symposium on Field-Programmable Custom Computing Machines, pages 231-234, April 2009.
6. A. Kinsman and N.Nicolici. Finite Precision Bit-width Allocation using SAT-Modulo Theory. In Proc. Design, Automation and Test in Europe (DATE), pages 1106-1111, 2009.
7. A. Mallik, D. Sinha, P. Banerjee, and H. Zhou. Low-Power Optimization by Smart Bit-Width Allocation in a SystemC-Based ASIC Design Environment. IEEE Transactions on Computer-Aided Design, pages 447-455, March 2007.
8. R. Moore. Interval Analysis. Prentice Hall, 1966.
9. W. Osborne, R. Cheung, J. Coutinho, W. Luk, and O. Mencer. Automatic Accuracy-Guaranteed Bit-Width Optimization for Fixed and Floating-Point Systems. In Proc. International Conference on Field Programmable Logic and Applications (FPL), pages 617-620, 2007.
10. C. Shi and R. Brodersen. An Automated Floating-point to Fixed-point Conversion Methodology. In Proc. International Conference on Acoustics, Speech, and Signal Processing (ICASSP), pages 529-532, 2003.
11. J. Stolfi and L. de Figueiredo. Self-Validated Numerical Methods and Applications. In Brazilian Mathematics Colloquium Monograph, 1997.
12. T. Todman, G. Constantinides, S. Wilton, O. Mencer, W. Luk, and P. Cheung. Reconfigurable Computing: Architectures and Design Methods. IEE Proceedings - Computers and Digital Techniques, pages 193-207, March 2005.