Optimizing sparse matrix-vector multiplication on CUDA

ICETC 2010 - 2010 2nd International Conference on Education Technology and Computer

Volumn 4, Issue , 2010, Pages 109-113

  Wang, Zhuowei ^a   Xu, Xianbin ^a   Zhao, Wuqing ^a   Zhang, Yuping ^a   He, Shuibing ^a  

^a WUHAN UNIVERSITY   (China)

Author keywords

CUDA; GPUs; NVIDIA's CUDDPA library; NVIDIA's SpMV library; SpMV

Indexed keywords

PROGRAM PROCESSORS;

APPLICATION DEVELOPERS; CUDA; GENERAL PURPOSE PARALLEL COMPUTING; GPUS; MASSIVELY PARALLEL SYSTEMS; MATRIX VECTOR MULTIPLICATION; SPARSE MATRIX-VECTOR MULTIPLICATION; SPMV;

PARALLEL ARCHITECTURES;

EID: 77956072107     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICETC.2010.5529724     Document Type: Article

References (12)

1. Vuduc, RW.: Automatic performance tuning of sparse matrix kernels. Technical report (2003)
2. N.Bell and M. Garland. Efficient sparse matrix-vector multiplication on CUDA. NVIDIA Technical Report NVR-2008-3004, NVIDIA Corporation, Dec. 2008.
3. CUDDP: CUDA Data Parallel Primitives Library. http://www.gpgpu. orgldeveloper/cudpp/.
4. Alexander Monakov and Arutyun Avetisyan. "Implementing Blocked Sparse Matrix-Vector Multiplication on NVIDIA GPUs", LNCS, vo1.5657, pp. 289-297. Springer, Heidelberg (2009).
5. FATAHAIAN K., SUGERMAN J., HANRAHAN P.: Understanding the efficiency of GPU algorithms for matrix-matrix multiplications. In Graphics Hardware 2004 (Aug. 2004), pp. 133-138.
6. F Vazquez, E M. Garzon, J. A. Martinez, J J. Fernandex, The sparse matrix vector produce on GPUs, Computer Architecture and Electronics Dep., University of Alimeria, Jun 2009.
7. M.M. BASKARAN, R BORDA WEKAR. Optimizing Sparse MatrixVector Multiplication on GPUs. IBM Research Reprot RC24704. April 2009.
8. Aart J. C. Bik and Harry A. G. Wijshoff. Automatic data structure selection and transformation for sparse matrix computations. IEEE Transactions on Parallel and Distributed Systems, 7(2): 109-126, February 1996.
9. DOTSENKO, Y., GOVINDARAJU, N. K., SLOAN, P.-P.,BOYD, C. AND MANFERDELLI, J. 2008. Fast scan algorithms on graphics processors. In ICS'08: Proceedings of the 22nd annual international conference on Supercomputing, ACM, New York, NY, USA, 205-213.
10. Buatois, L., Caumon, G., Levy, B.: Concurrent number cruncher: An efficient sparse linear solver on the GPU. In: Perrott, R, Chapman, B.M., Subhlok, J., de Mello, R.F., Yang, L.T. (eds.) HPCC 2007. LNCS, vol.4782, pp. 358-371. Springer, Heidelberg (2007).
11. S. Williams, L. Oliker, R Vuduc, J. Shalf, K. Yelick, and J. Demmel. Optimization of sparse matrix-vector multiplication on emerging multicore platforms. In SC '07: Proceedings of the 2007 ACMIIEEE conference on Supercomputing, pages 1-12, 2007.
12. http://www.cise.urf.edulresearch/sparse/matrices/