A direct bitstream manipulation approach for Virtex4-based evolvable systems

ISCAS 2010 - 2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems

Volumn , Issue , 2010, Pages 853-856

  Cancare, Fabio ^a   Santambrogio, Marco D ^a,b   Sciuto, Donatella ^a  

^a POLITECNICO DI MILANO   (Italy)

^b MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG AND DIGITAL CIRCUITS; BITSTREAM MANIPULATIONS; BUILDING BLOCKES; COMPLEX PROBLEMS; EVOLVABLE HARDWARE; EVOLVABLE SYSTEMS; FINE GRAINED; FUNCTIONAL LEVELS; INVERSE PENDULUMS; RECONFIGURATION PROCESS; SEARCH CAPABILITIES;

DIGITAL INTEGRATED CIRCUITS; FABRICS; HIGHWAY ACCIDENTS; INVERSE PROBLEMS;

ANALOG CIRCUITS;

EID: 77956006854     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2010.5537429     Document Type: Conference Paper

References (18)

1. H. De Garis. Evolvable Hardware: Genetic Programming of a Darwin Machine. In Proceedings of Int. Conf. on Artificial Neural Nets and Genetic Algorithms, pages 441-449, 1993.
2. T. Higuchi, T. Niwa, T. Tanaka, H. Iba, H. de Garis, and T. Furuya. Evolving Hardware with Genetic Learning: A First Step Towards Building a Darwin Machine. In Proceedings of Int. Conf. on From animals to Animats, pages 417-424. MIT Press, 1993.
3. A. Thompson, P. Layzell, and R.S. Zebulum. Explorations in Design Space: Unconventional Electronics Design through Artificial Evolution. IEEE Transaction on Evolutionary Computation, 3(3):167-196, 1999.
4. Xilinx Inc. Virtex-4 FPGA User Guide, December 2008.
5. J. Torresen. An Evolvable Hardware Tutorial. In Lecture Notes in Computer Science, volume 3203, pages 821-830. Springer, 2004.
6. A. Thompson. An Evolved Circuit, Intrinsic in Silicon, Entwined with Physics. In Lecture Notes in Computer Science, volume 1259, pages 390-405. Springer, 1996.
7. G. Hollingworth, S. Smith, and A. Tyrrell. Safe Intrinsic Evolution of Virtex Devices. In The Second NASA/DoD workshop on Evolvable Hardware, pages 195-202, 2000.
8. L. Sekanina. Virtual Reconfigurable Circuits for Real-world Applications of Evolvable Hardware. Lecture Notes in Computer Science, 1(2606):186-197, 2003.
9. L. Sekanina. Evolutionary Functional Recovery in Virtual Reconfigurable Circuits. JETC, 3(2), 2007.
10. Xilinx Inc. Early Access Partial Reconfiguration Guide, 2008.
11. Delon Levi and Steve Guccione. GeneticFPGA: Evolving stable circuits on mainstream FPGA devices. In Evolvable Hardware, pages 12-17. IEEE Computer Society, 1999.
12. A. Upegui and E. Sanchez. Evolving Hardware by Dynamically Reconfiguring Xilinx FPGAs. In Lecture Notes in Computer Science, volume 3637, pages 56-65. Springer, 2005.
13. N.I. Rafla. Evolvable Reconfigurable Hardare Framework for Edge Detection. In Midwest Symposium on Circuits and Systems, pages 65-68, Aug. 2007.
14. C. Lambert, T. Kalganova, and E. Stomeo. FPGA-based Systems for Evolvable Hardware. Transactions on Engineering, Computing and Technology, 12, March 2006.
15. Xilinx Inc. XPS HWICAP Product Specification, September 2009.
16. F. Cancare, M. Castagna, M. Renesto, and D. Sciuto. A Highly Parallel FPGA-based Evolvable Hardware Architecture. In Proceedings of Int. Conf. on Parallel Computing, in print, 2009.
17. J.F. Miller. An Empirical Study of the Efficiency of Learning Boolean Functions Using a Cartesian Genetic Programming Approach. In Proceedings of the Genetic and Evolutionary Computation Conference, volume 2, pages 1135-1142, 1999.
18. Y. Wang, G.H. Zhang, and D.J. Hill. Global Control of the Cart and Pole System. In IEEE Int. Conf. on Control Applications, pages 256-261, Oct. 2007.