|
Volumn , Issue , 2010, Pages 3741-3744
|
Parallel scalable hardware architecture for hard raptor decoder
|
Author keywords
[No Author keywords available]
|
Indexed keywords
BINARY MATRIX;
DECODING ALGORITHM;
EMBEDDED PROCESSORS;
HARDWARE ARCHITECTURE;
HARDWARE PLATFORM;
HARDWARE RESOURCES;
PARALLEL HARDWARE;
PARAMETERIZED;
PROPOSED ARCHITECTURES;
SCALABLE HARDWARE ARCHITECTURE;
SOFTWARE-BASED;
DATA PROCESSING;
DECODING;
EMBEDDED SOFTWARE;
ENERGY DISSIPATION;
FABRICS;
FIELD PROGRAMMABLE GATE ARRAYS (FPGA);
HARDWARE;
|
EID: 77956003452
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/ISCAS.2010.5537741 Document Type: Conference Paper |
Times cited : (7)
|
References (9)
|