|
Volumn 56, Issue 2, 2010, Pages 651-656
|
Light weight sector mapping scheme for nand-based block devices
|
Author keywords
Flash Translation Layer; Log Block; NAND Flash Memory; Sector Mapping
|
Indexed keywords
COMPUTATION OVERHEADS;
DEVICE INTERFACES;
ERASE OPERATION;
FLASH TRANSLATION LAYER;
LIGHT WEIGHT;
LOG BLOCK;
LOW MEMORY;
LOW SPEED;
MAPPING SCHEME;
MEMORY REQUIREMENTS;
NAND FLASH MEMORY;
SEARCH SPACES;
TRACE DRIVEN SIMULATION;
FIRMWARE;
MAPPING;
NAND CIRCUITS;
STATIC RANDOM ACCESS STORAGE;
FLASH MEMORY;
|
EID: 77954712555
PISSN: 00983063
EISSN: None
Source Type: Journal
DOI: 10.1109/TCE.2010.5505983 Document Type: Article |
Times cited : (15)
|
References (8)
|