Modeling and verification of embedded systems using timed colored Petri Net with inhibitor arcs

Huadong Ligong Daxue Xuebao/Journal of East China University of Science and Technology

Volumn 36, Issue 3, 2010, Pages 411-417

  Yang, Nian Hua ^a,b   Yu, Hui Qun ^a  

^a EAST CHINA UNIVERSITY OF SCIENCE AND TECHNOLOGY   (China)

^b SHANGHAI KEY LABORATORY OF COMPUTER SOFTWARE EVALUATING AND TESTING   (China)

Author keywords

Embedded system; Inhibitor arc; Modeling; Petri net; Verification

Indexed keywords

EID: 77954662427     PISSN: 10063080     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (10)

1. Cortes L A, Eles P, Peng Zebo. Modeling and formal verification of embedded systems based on a Petri net representation [Jj. Journal of Systems Architecture, 2003, 49(12-15):571-598.
2. Murata T. Petri nets: Properties, analysis and applications [J]. Proceedings of the IEEE, 1989, 77(4): 541-580.
3. Peng Zebo, Kuchcinski K. Automated transformation of algorithms into register-transfer level implementations [J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994, 13(2): 150-166.
4. Cortes L A, Eles P, Peng Zebo. A Petri net based model for heterogeneous embedded systems [Cl//17th IEEE NOR-CHIP Conference. Oslo, Norway. IEEE Press, 1999: 248-255.
5. Varea M, Al-Hashimi B M. Dual transitions Petri net based modeling technique for embedded systems specification [CJ// Proceedings of the Conference on Design, Automation and Test in Europe. Munich, Germany: IEEE Computer Society, 2001 566-571.
6. Varea M, Al-Hashimi B M, Cortes L A, et al. Dual flow nets: Modeling the control/data-flow relation in embedded systems [Jj. ACM Transactions on Embedded Computing Systems, 2006, 5(1) 54-81.
7. Liu Sen, Mu Cundi. An extended Petri net EPRES for era bedded system modeling [C]/V Proceedings of the Fifth IEEE International Symposium on Embedded Computing. Beijing, China: IEEE Computer Society, 2008 9-13.
8. Jensen K, Kristensen L M, Wells L. Colored Petri nets and CPN tools for modeling and validation of concurrent systems [J]. International Journal on Software Tools for Technology Transfer, 2007, 9(3):213-254.
9. Chin H H, Huang Chufeng, Jafari A A. Implementing timed Petri net in security information systems [C]// Thirty-Ninth Southeastern Symposium on System Theory. Macon, Georgia: IEEE Press, 2007: 214-220.
10. Clarke E M, Emerson E A, Sistla A P. Automatic verification of finite-state concurrent systems using temporal logic specifications [J]. ACM Transactions on Programming Languages and Systems, 1986, 8(2):244-263.