The even/odd synchronizer: A fast, all-digital periodic synchronizer

Proceedings - International Symposium on Asynchronous Circuits and Systems

Volumn , Issue , 2010, Pages 75-84

  Dally, William J ^a,b   Tell, Stephen G ^b  

^a STANFORD UNIVERSITY   (United States)

^b NVIDIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CLOCKS; SYNCHRONIZATION; UNCERTAINTY ANALYSIS;

ALL DIGITAL; AVERAGE DELAY; CLOCK DOMAINS; FREQUENCY MEASUREMENTS; HALF CYCLE; INTERVAL ARITHMETIC; MULTI-BITS; PHASE DETECTION; RELATIVE FREQUENCIES; UNCERTAINTY;

TRANSMITTERS;

EID: 77954500940     PISSN: 26431394     EISSN: 26431483     Source Type: Conference Proceeding    
DOI: 10.1109/ASYNC.2010.20     Document Type: Conference Paper

References (8)

1. Dally, W.J., and Poulton, J.W., Digital Systems Engineering, Cambridge University Press, 1998.
2. Stewart, William K., A Solution to a Special Case of the Synchronization Problem, MIT BS Thesis, June 1983.
3. Stewart, W.K., and Ward, S.A., "A Solution to a Special Case of the Synchronization Problem", IEEE Transactions on Computers, 31(1):123-125, January 1988.
4. Dennison, L., Dally, W.J., and Xanthopoulos, D., "Low-Latency Plesiochronous Data Retiming," Proceedings of the 16th Conference on Advanced Research in VLSI (ARVLSI'95), Chapel Hill, NC, pp. 304-315, 1995.
5. Frank, U., Kapshitz, T., and Ginosar, R., "A Predictive Synchronizer for Periodic Clock Domains," J. Formal Methods in System Design, 28(2):171-186, 2006.
6. Sarmenta, L.F.G., Pratt, G.A., Ward, S.A., "Rational clocking," Proceedings of the IEEE International Conference on Computer Design, ICCD-95, pp.271-278, 1995.
7. Chakraborty, A., and Greenstreet, M. R., "Efficient Self-Timed Interfaces for Crossing Clock Domains," Proceedings of the Ninth International Symposium on Asynchronous Circuits and Systems (ASYNC-03), pp. 78-88, 2003.
8. Hardy, G.H., and Wright, E.M., An Introduction to The Theory of Numbers, Chapter 3, Oxford Science Publications, Fifth Edition, 1979.