메뉴 건너뛰기




Volumn , Issue , 2010, Pages 409-412

A 700uA, 405MHz fractional-N all digital frequency-locked loop for MICS band applications

Author keywords

DACs; Digital PLLs; Type I PLLs

Indexed keywords

ALL DIGITAL; CMOS PROCESSS; CURRENT STEERING; DIE AREA; FEEDBACK PATHS; FIRST-ORDER; FRACTIONAL-N; FREQUENCY DISCRIMINATORS; FREQUENCY RESOLUTIONS; FREQUENCY-LOCKED-LOOP; FSK MODULATOR; HIGH RESOLUTION; LOOP FILTER; MEDICAL IMPLANTS; PHASE ACCUMULATORS; QUIESCENT CURRENTS; REFERENCE PATH; SINGLE-BIT;

EID: 77954488939     PISSN: 15292517     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RFIC.2010.5477249     Document Type: Conference Paper
Times cited : (17)

References (10)
  • 1
    • 77954520468 scopus 로고    scopus 로고
    • MICS Band Plan Jan.
    • MICS Band Plan, FCC Rules and Regulations, Part 95, Jan. 2003
    • (2003) FCC Rules and Regulations , Issue.PART 95
  • 2
    • 27844587416 scopus 로고    scopus 로고
    • A digitally controlled oscillator in a 90 nm digital CMOS process for mobile phones
    • Nov.
    • R. B. Staszewski, et al, "A digitally controlled oscillator in a 90 nm digital CMOS process for mobile phones", IEEE J. Solid-State Circuits, vol. 40, no. 11, pp. 2203-2211, Nov. 2005.
    • (2005) IEEE J. Solid-state Circuits , vol.40 , Issue.11 , pp. 2203-2211
    • Staszewski, R.B.1
  • 3
    • 63749086377 scopus 로고    scopus 로고
    • A multi-path gated ring oscillator TDC with first-order noise shaping
    • April
    • M. Z. Straayer, M. H. Perrott, "A Multi-Path Gated Ring Oscillator TDC With First-Order Noise Shaping", IEEE J. Solid-State Circuits, vol. 44, April pp. 1089-1098, 2009
    • (2009) IEEE J. Solid-state Circuits , vol.44 , pp. 1089-1098
    • Straayer, M.Z.1    Perrott, M.H.2
  • 5
    • 0030784975 scopus 로고    scopus 로고
    • Delta-sigma modulators using frequency-modulated intermediate values
    • Jan
    • M. Hovin, A. Olsen, T. S. Lande, "Delta-Sigma modulators using frequency-modulated intermediate values," IEEE J. Solid-State Circuits, vol.32, no.1, pp. 13-22, Jan 1997.
    • (1997) IEEE J. Solid-state Circuits , vol.32 , Issue.1 , pp. 13-22
    • Hovin, M.1    Olsen, A.2    Lande, T.S.3
  • 6
    • 64749084911 scopus 로고    scopus 로고
    • Impact of sampling clock phase noise on Σ-Δ frequency discriminators
    • Nov
    • J. Kwon, B. Bakkaloglu, "Impact of sampling clock phase noise on Σ-Δ frequency discriminators", IEEE Trans. on Circuits and Systems - II 54(11), Nov 2007.
    • (2007) IEEE Trans. on Circuits and Systems - II , vol.54 , Issue.11
    • Kwon, J.1    Bakkaloglu, B.2
  • 8
    • 70350241372 scopus 로고    scopus 로고
    • A 1.2-mW CMOS frequency synthesizer with fully-integrated LC VCO for 400-MHz medical implantable transceivers
    • Alessandro Italia, Giuseppe Palmisano
    • Alessandro Italia, Giuseppe Palmisano, "A 1.2-mW CMOS Frequency Synthesizer with Fully-Integrated LC VCO for 400-MHz Medical Implantable Transceivers", RFIC 2009, pp 333-336, 2009.
    • (2009) RFIC 2009 , pp. 333-336
  • 10
    • 36348997453 scopus 로고    scopus 로고
    • Integrated VCO design for MICS transceivers
    • Sept.
    • A. Tekin, M. R. Yuce and W. Liu, "Integrated VCO Design for MICS Transceivers," CICC 2006, pp. 765 - 768, Sept. 2006.
    • (2006) CICC 2006 , pp. 765-768
    • Tekin, A.1    Yuce, M.R.2    Liu, W.3


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.