A new approach for adaptive failure diagnostics based on emulation test: Concept and system architecture for a new way of boundary scan emulation based testing

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2010, Pages 327-330

  Ostendorff, S ^a   Wuttke, H D ^a   Sachsse J ^a   Kohler S ^b  

^a ILMENAU UNIVERSITY OF TECHNOLOGY   (Germany)

^b Boundary Scan Division   (Germany)

Author keywords

Adaptive systems; Automatic test equipment; Boundary scan testing; Field programmable gate arrays

Indexed keywords

AUTOMATIC TEST EQUIPMENT; BOUNDARY SCAN; BOUNDARY-SCAN TESTING; FAILURE DIAGNOSTICS; NEW APPROACHES; NEW CONCEPT; NEW OPTIONS; ON-BOARD RESOURCES; PROGRAMMABLE LOGIC; SPEED-UPS; SYSTEM ARCHITECTURES; TEST RESULTS;

AUTOMATIC TESTING; LOGIC GATES;

ADAPTIVE SYSTEMS;

EID: 77953109820     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (7)

1. IEEE, "IEEE Standard Test Access Port and Boundary-Scan Architecture", United States of America, 2001
2. S. Devadze, A. Jutman, I. Aleksejev, R. Ubar, "Fast Extended Test Access via JTAG and FPGA's", International Test Conference, Austin, Texas, November 1-6, 2009
3. Göpel, http://www.goepel.com/index.php?id=1229, 2009
4. M. Rieder, R. Steiner, C. Berthouzoz, F. Corthay, T. Sterren, "Synthesized UML, a Practical Approach to Map UML to VHDL", Lecture Notes in Computer Science, Springer Berlin / Heidelberg, vol. 3943/2006, pp 203-217
5. S. Le Beux, P. Marquet, A. Honoré, and J.-L. Dekeyser, "A model driven engineering design flow to generate VHDL,", Proceedings of the International Workshop on Model Driven Design for Automotive Safety Embedded Systems (ModEasy'07), pp. 15-22, Barcelona, Spain, September 2007.
6. Xilinx, "Spartan-3A FPGA family data sheet", http://www.xilinx.com/support/documentation/data-sheets/ds529.pdf, ver. 1.8, 2009
7. ISSI, "IS61LV256AL 32K x 8 low voltage CMOS static RAM data sheet", http://www.issi.com/pdf/61LV256AL.pdf, rev. C, 2009