Dynamic voltage leveling scheduling for real-time embedded systems on low-power variable speed processors

Proceedings of the 2002 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, CASES '02

Volumn , Issue , 2002, Pages 147-155

  Kuo, Jian Liang ^a   Chen, Tien Fu ^a  

^a NATIONAL CHUNG CHENG UNIVERSITY   (Taiwan)

Author keywords

Dynamic voltage scaling; Low power; Real time systems

Indexed keywords

CRITICAL PROBLEMS; DYNAMIC VOLTAGE; DYNAMIC VOLTAGE SCALING; ENERGY REDUCTION; EXECUTION ENVIRONMENTS; HARD REAL-TIME; LOW POWER; MINIMIZING ENERGY; OFF LINE SCHEDULING; ONLINE SCHEDULING; OPERATING SYSTEMS; PROPAGATION DELAYS; REAL-TIME EMBEDDED SYSTEMS; SLACK TIME; SYSTEM CONTROL; TRANSITION TIME; VARIABLE SPEED; VOLTAGE SWITCHING;

COMPUTER OPERATING SYSTEMS; EMBEDDED SYSTEMS; ONLINE SYSTEMS; PROGRAM COMPILERS; REAL VARIABLES; SCHEDULING; SYNTHESIS (CHEMICAL); VOLTAGE STABILIZING CIRCUITS;

REAL TIME SYSTEMS;

EID: 77953003777     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/581630.581653     Document Type: Conference Paper

References (16)

1. Alan Burns, Ken Tindell, and Andy J. Wellings. Effective analysis for engineering real-time fixed priority schedulers. Software Engineering, 21(5):475-480, 1995.
2. Kinshuk Govil, Edwin Chan, and Hal Wasserman. Comparing algorithm for dynamic speed-setting of a low-power CPU. In Mobile Computing and Networking, pages 13-25, 1995.
3. Inki Hong, Darko Kirovski, Gang Qu, Miodrag Potkonjak, and Mani Srivastava. Power optimization of variable voltage core-based systems. In Design Automation Conference, pages 176-181, 1998.
4. N. Kim, M. Ryu, S. Hong, M. Saksensa, C.-H. Choi, and H. Shin. Visual assessment of a real-time systems design: A case study on a CNC controller. In Proceedings of IEEE Real-Time Systems Symposium, pages 300-310, December 1996.
5. C.M. Krishna and Y.-H. Lee. Voltage-clock-scaling adaptive scheduling techniques for low power in hard real-time systems. In Proceedings of the Sixth IEEE Real-Time Technology and Applications Symposium, pages 156-165, 2000.
6. Y. Lee and C.M. Krishna. Voltage-clock scaling for low energy consumption in real-time embedded systems. In 6th Int. Conf. on Real-Time Computing Systems and Applications, pages 272-279, 1999.
7. John P. Lehoczky, Lui Sha, and Y. Ding. The rate monotonic scheduling algorithm: Exact characterization and average case behavior. In IEEE Real-Time Systems Symposium, pages 166-171, 1989.
8. C. L. Liu and James W. Layland. Scheduling algorithms for multiprogramming in a hard-real-time environment. Journal of the ACM, 20(1):46-61, 1973.
9. C. Douglas Locke, David R. Vogel, and T. J. Mesler. Building a predictable avionics platform in ada: A case study. In IEEE Real-Time Systems Symposium, pages 181-189, 1991.
10. A. Manzak and C. Chakrabarti. Variable voltage task scheduling for minimizing energy or minimizing power. In ICASSP '00. Proceedings. 2000 IEEE International Conference, volume 6, pages 3239-3242, 2000.
11. Y. Nakamoto, Y. Tsujino, and N. Tokura. Real-time task scheduling algorithms for maximum utilization of secondary batteries in portable devices. In Proceedings. Seventh International Conference, pages 347-354, 2000.
12. T. Pering, T. Burd, and R. Brodersen. The simulation and evaluation of dynamic voltage scaling algorithms. In Proc. Int'l Symposium on Low Power Electronics and Design, pages 76-81, 1998.
13. J. Pouwelse, K. Langendoen, and H. Sips. Dynamic voltage scaling on a low-power microprocessor. In 2nd Int. Symposium on Mobile Multimedia Systems and Applications (MMSA'2000), pages 157-164, November 2000.
14. Youngsoo Shin and Kiyoung Choi. Power conscious fixed priority scheduling for hard real-time systems. In Design Automation Conference, pages 134-139, 1999.
15. Youngsoo Shin, Kiyoung Choi, and T. Sakurai. Power optimization of real-time embedded systems on variable speed processors. In ICCAD-2000. IEEE/ACM International Conference, pages 365-368, 2000.
16. Frances Yao, Alan Demers, and Scott Shenker. A scheduling model for reduced CPU energy. In 36th Annual Symposium on Foundations of Computer Science, pages 374-382, October 1995.