HiPPAI: High performance portable accelerator interface for SoCs

16th International Conference on High Performance Computing, HiPC 2009 - Proceedings

Volumn , Issue , 2009, Pages 109-118

  Stillwell Jr , Paul M ^a   Chadha, Vineet ^a   Tickoo, Omesh ^a   Zhang, Steven ^a   Illikkal, Ramesh ^a   Iyer, Ravi ^a   Newell, Don ^a  

^a NONE

Author keywords

[No Author keywords available]

Indexed keywords

ADDRESS TRANSLATION; APPLICATION DEVELOPMENT; BUILDING BLOCKES; COMPUTATION FUNCTION; CURRENT PROGRAMMING; HARDWARE ACCELERATORS; HARDWARE FUNCTIONS; HARDWARE INTEGRATIONS; INTERCONNECT TECHNOLOGY; MEMORY ADDRESS; MOBILE AUGMENTED REALITY; MODEL-BASED; PERFORMANCE DRAWBACK; PERFORMANCE IMPROVEMENTS; PERFORMANCE ISSUES; PROGRAMMING INTERFACE; PROGRAMMING MODELS; SOC PLATFORMS; SOFTWARE STACKS; SPECIALIZED HARDWARE; SYSTEM CALLS; SYSTEM-ON-CHIP PLATFORMS; TEST SETS; USAGE SCENARIOS; USER MODE; VIRTUAL MEMORY;

ACCELERATION; AUGMENTED REALITY; DISTRIBUTED COMPUTER SYSTEMS; HARDWARE; PROGRAMMABLE LOGIC CONTROLLERS; VIRTUAL REALITY;

COMPUTER SOFTWARE PORTABILITY;

EID: 77952185250     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HIPC.2009.5433219     Document Type: Conference Paper

References (20)

1. Intel® QuickAssist Technology Accelerator Abstraction Layer - http://download.intel.com/technology/platforms/quickassist/quickassist-aal- whitepaper.pdf
2. AMD's Holistic Vision for the Future: Torrenza Enables Platform Innovation http://www.instat.com/promos/07/dl/IN0703889WHT-DahenUd9.pdf
3. OMAP35x Applications Processors - Product Bulletin. http://focus.ti.com/ lit/ml/sprt457a/sprt457a.pdf
4. OMAP™ 3 family of multimedia applications processors http://focus.ti.com/pdfs/wtbu/ti-omap3family.pdf
5. D. Abramson, et al., "Intel® Virtualization Technology for Directed IO", Intel Technology Journal: http://download.intel.com/ technology/itj/2006/v10i3/v10-i3-art02.pdf
6. Y. A. Du, O.Tickoo et al, "High Performance Accelerator Interfacing for Emerging SoC Platforms." IOM-2009.
7. AMD and HP: Protocol Enhancements for Tightly Coupled Accelerators, http://www.hp.com/techservers/hpccn/hpccollaboration/ADCatalyst/downloads/ AMD-HPTCAWP.pdf
8. T. Blank, "A survey of Hardware Accelerators Used in Computer-Aided Design," IEEE Design and Test of Computers, August 1984
9. W. J. Dally and R. E. Bryant, "A Hardware Architecture for Switch-Level Simulation," IEEE Transactions on Computer Aided Design, Vol. CAD-4, No. 3, July 1985.
10. G. Catlin and W. Paseman, "Hardware Acceleration of Logic Simulation Using Data Flow Architecture," Proceedings of the 1985 IEEE International Conference on Computer Design. Santa Clara, CA, November 1985
11. "Silicon Solutions Carves Niche in VLSI Design," Electronics, August 12, 1985.
12. Intel Performance Primitives, http://software.intel.com/en-us/intel-ipp/
13. OpenCV, http://sourceforge.net/projects/opencvlibrary
14. D.G. Lowe, "Distinctive Image Features from Scale-Invariant Keypoints." International Journal of Computer Vision, 2004.
15. H. Bay, T. Tuytelaars, and L. Van Gool, :SURF: Speeded up robust features." ECCV, 2006.
16. OpenSURF, http://code.google.com/p/opensurf1
17. Intel Quick Assist Technology, http://www.intel.com/technology/platforms/ quickassist/index.htm
18. T. Rintaluoma, O. Silven, and J. Raekallio, "Interface Overheads in Embedded Multimedia Software," Lecture Notes in Computer Science, Springer-Verlag, 2006
19. F. E. Powers. Jr., G. Alaghband, "Introducing the Hydra Parallel Programming System", Proceedings of the eighteenth annual ACM symposium on Parallelism in algorithms and architectures, Cambridge MA USA 2006.
20. H, Wong, A. Bracy etal, "Pangaea: a tightly-coupled IA32 heterogeneous chip multiprocessor", Proceedings of the 17th international conference on Parallel architectures and compilation techniques, Toronto Canada, 2008