A 350 MHz programmable analog FIR filter using mixed-signal multiplier

European Solid-State Circuits Conference

Volumn , Issue , 2000, Pages 152-155

  Jin, Huawen ^a   Lee, Edward K F ^a  

^a Iowa State University of Science and Technology   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG INPUT SIGNALS; CMOS PROCESSS; FILTER COEFFICIENTS; MIXED SIGNAL; MULTIPLIER TECHNIQUES; PEAK-TO-PEAK; PROGRAMMABLE ANALOGS; PROTOTYPE DESIGNS;

CMOS INTEGRATED CIRCUITS; FIR FILTERS;

BANDPASS FILTERS;

EID: 77952124224     PISSN: 19308833     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (7)

1. Sapthotharan K. Nair, Hamid Shafiee and Jackyun Moon, "Equalization and Detection in Storage Channels", IEEE Trans. on Magn., Vol. 32, No. 5, pp. 5206-5216, Sept 1996.
2. A. Bishop et. al., "A 300Mb/s BiCMOS Disk Drive Channel with Adaptive Analog Equalizer", IEEE ISSCC, MP 2.7, pp. 46-47, 1999.
3. James Brown, Paul Hurst, Bret Rothenberg and Stephen Lewis, "A CMOS Adaptive Continuous-Time Forward Equalizer, LPF, and RAM-DFE for Magnetic Recording", IEEE JSSC, Vol. 34, No. 2, pp. 162-169, Feb., 1999.
4. Danfeng Xu, Yonghua Song and Gregory T. Uehara, "A 200 MHz 9-Tap Analog Equalizer for Magnetic Disk Read Channels in 0.6mm CMOS", IEEE ISSCC, TP 4.7, pp. 74-75, 1996.
5. Sami Kiriaki, T. Lakshmi Viswanathan, Gennady Feygin, Bogdan Staszewski, Rick Pierson, Bill Krenik, Mickey De Wit, and Krishnaswamy Nagaraj, "A 160 MHz Analog Equalizer for Magnetic Disk Read Channels", IEEE ISSCC, SA 19.5, pp. 322-323, 1997.
6. Xiaodong Wang and Richard R Spencer, "A Low-Power 170-MHz Discrete-Time Analog FIR Filter", IEEE JSSC, Vol. 33, No. 3, March 1998.
7. Stephen Lyle, Glen Worstell and Richard Spencer, "An Analog Discrete-Time Transversal Filter in 2.0mm CMOS", Proc. 26th Annual Asilomar Conf. Signals, Systems, and Computers, pp. 970-973, 1992.