-
1
-
-
77951533269
-
Open SystemC language reference manual, open SystemC initiative
-
IEEE Standards Association
-
IEEE Standards Association, Open SystemC Language Reference Manual, Open SystemC Initiative, 2005, IEEE Std. 1666-2005.
-
(2005)
IEEE Std. 1666-2005
-
-
-
3
-
-
33748594171
-
An introduction to OpenAccess - An open source data model and API for IC design
-
1594721, Proceedings of the ASP-DAC 2006: Asia and South Pacific Design Automation Conference 2006
-
M. Guiney and E. Leavitt, "An introduction to OpenAccess: an open source data model and API for IC design," in ASP-DAC, F. Hirose, Ed. IEEE, 2006, pp. 434-436. (Pubitemid 44375966)
-
(2006)
Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC
, vol.2006
, pp. 434-436
-
-
Guiney, M.1
Leavitt, E.2
-
4
-
-
84966682013
-
-
OMG Version 2.1.2 formal/2007-11-02
-
OMG, Unified Modeling Language, Superstructure, Object Management Group, November 2007, Version 2.1.2 formal/2007-11-02.
-
Unified Modeling Language, Superstructure
-
-
-
5
-
-
77951523722
-
-
OMG, UML Profile for MARTE, beta 2, Object Management Group, June 2008, OMG document number: ptc/08-06-08
-
-, UML Profile for MARTE, beta 2, Object Management Group, June 2008, OMG document number: ptc/08-06-08.
-
-
-
-
6
-
-
85143558202
-
-
Burlington, MA, USA.: The MK/OMG Press
-
T. Weilkiens, Systems Engineering with SysML/UML: Modeling, Analysis, Design. Burlington, MA, USA.: The MK/OMG Press, 2008.
-
(2008)
Systems Engineering with SysML/UML: Modeling, Analysis, Design
-
-
Weilkiens, T.1
-
7
-
-
1142299899
-
Transaction level modeling: An overview
-
R. Gupta, Y. Nakamura, A. Orailoglu, and P. H. Chou, Eds. ACM
-
L. Cai and D. Gajski, "Transaction level modeling: an overview," in CODES+ISSS, R. Gupta, Y. Nakamura, A. Orailoglu, and P. H. Chou, Eds. ACM, 2003, pp. 19-24.
-
(2003)
CODES+ISSS
, pp. 19-24
-
-
Cai, L.1
Gajski, D.2
-
8
-
-
52949119512
-
CCSL: Specifying clock constraints with UML/marte
-
F. Mallet, C. André, and R. de Simone, "CCSL: specifying clock constraints with UML/Marte," ISSE, vol. 4, no. 3, pp. 309-314, 2008.
-
(2008)
ISSE
, vol.4
, Issue.3
, pp. 309-314
-
-
Mallet, F.1
André, C.2
De Simone, R.3
-
9
-
-
9644285199
-
UML and platform-based design
-
Norwell, MA, USA: Kluwer Academic Publishers
-
R. Chen, M. Sgroi, L. Lavagno, G. Martin, A. Sangiovanni-Vincentelli, and J. Rabaey, "UML and platform-based design," in UML for real: design of embedded real-time systems. Norwell, MA, USA: Kluwer Academic Publishers, 2003, pp. 107-126.
-
(2003)
UML for Real: Design of Embedded Real-Time Systems
, pp. 107-126
-
-
Chen, R.1
Sgroi, M.2
Lavagno, L.3
Martin, G.4
Sangiovanni-Vincentelli, A.5
Rabaey, J.6
-
10
-
-
33646926706
-
UML 2.0 - Overview and perspectives in SoC design
-
DOI 10.1109/DATE.2005.320, 1395683, Proceedings - Design, Automation and Test in Europe, DATE '05
-
T. Schattkowsky, "UML 2.0 - overview and perspectives in SoC design," in DATE. IEEE Computer Society, 2005, pp. 832-833. (Pubitemid 44172099)
-
(2005)
Proceedings -Design, Automation and Test in Europe, DATE '05
, vol.II
, pp. 832-833
-
-
Schattkowsky, T.1
-
12
-
-
77951588711
-
-
OMG, UML profile for System on a Chip v1.0.1, Object Management Group, 2006, OMG document number: formal/06-08-01
-
OMG, UML profile for System on a Chip v1.0.1, Object Management Group, 2006, OMG document number: formal/06-08-01.
-
-
-
-
13
-
-
33646121765
-
A real-time profile for UML
-
DOI 10.1007/s10009-005-0213-x
-
S. Graf, I. Ober, and I. Ober, "A real-time profile for UML," STTT, vol. 8, no. 2, pp. 113-127, 2006. (Pubitemid 43631930)
-
(2006)
International Journal on Software Tools for Technology Transfer
, vol.8
, Issue.2
, pp. 113-127
-
-
Graf, S.1
Ober, I.2
Ober, I.3
-
14
-
-
33646926137
-
A SoC design methodology involving a UML 2.0 profile for SystemC
-
DOI 10.1109/DATE.2005.37, 1395659, Proceedings - Design, Automation and Test in Europe, DATE '05
-
E. Riccobene, P. Scandurra, A. Rosti, and S. Bocchio, "A Soc design methodology involving a UML 2.0 profile for SystemC," in Conf. on Design, Automation and Test in Europe (DATE). IEEE Computer Society, March 2005. (Pubitemid 43792133)
-
(2005)
Proceedings -Design, Automation and Test in Europe, DATE '05
, vol.I
-
-
Riccobene, E.1
Scandurra, P.2
Rosti, A.3
Bocchio, S.4
-
15
-
-
34047180116
-
Formal performance analysis and simulation of UML/SysML models for ESL design
-
Proceedings - Design, Automation and Test in Europe, DATE'06
-
A. Viehl, T. Schönwald, O. Bringmann, and W. Rosenstiel, "Formal performance analysis and simulation of UML/SysML models for ESL design," in DATE, G. G. E. Gielen, Ed. European Design and Automation Association, Leuven, Belgium, 2006, pp. 242-247. (Pubitemid 46526633)
-
(2006)
Proceedings -Design, Automation and Test in Europe, DATE
, vol.1
, pp. 1656883
-
-
Viehl, A.1
Schonwald, T.2
Bringmann, O.3
Rosenstiel, W.4
-
16
-
-
77951611510
-
Holistic system modeling and refinement of interconnected microelectronics systems
-
March
-
J. Zimmermann, O. Bringmann, J. Gerlach, F. Schaefer, and U. Nageldinger, "Holistic system modeling and refinement of interconnected microelectronics systems," in Conf. on Design, Automation and Test in Europe (DATE), MARTE Workshop, March 2008.
-
(2008)
Conf. on Design, Automation and Test in Europe (DATE), MARTE Workshop
-
-
Zimmermann, J.1
Bringmann, O.2
Gerlach, J.3
Schaefer, F.4
Nageldinger, U.5
-
17
-
-
77957926676
-
Modeling spirit IP-XACT in UML marte
-
C. André, F. Mallet, A. M. Khan, and R. de Simone, "Modeling Spirit IP-XACT in UML Marte," in Conf. on Design, Automation and Test in Europe (DATE), MARTE Workshop, March 2008, pp. 35-40.
-
Conf. on Design, Automation and Test in Europe (DATE), MARTE Workshop
, pp. 35-40
-
-
André, C.1
Mallet, F.2
Khan, A.M.3
De Simone, R.4
-
19
-
-
47249154013
-
Unifying HW analysis and SoC design flows by bridging two key standards: UML and IP-XACT
-
B. Kleinjohann, L. Kleinjohann, and W. Wolf, Eds. Springer Verlag
-
S. Revol, S. Taha, F. Terrier, A. Clouard, S. Gérard, A. Radermacher, and J.-L. Dekeyser, "Unifying HW analysis and SoC design flows by bridging two key standards: UML and IP-XACT," in Distributed Embedded Systems: Design, Middleware and Resources, ser. IFIP, B. Kleinjohann, L. Kleinjohann, and W. Wolf, Eds. Springer Verlag, 2008, vol. 271, pp. 69-78.
-
(2008)
Distributed Embedded Systems: Design, Middleware and Resources, Ser. IFIP
, vol.271
, pp. 69-78
-
-
Revol, S.1
Taha, S.2
Terrier, F.3
Clouard, A.4
Gérard, S.5
Radermacher, A.6
Dekeyser, J.-L.7
-
20
-
-
77951525783
-
-
Ph.D. dissertation, INPG, Grenoble, France, June
-
S. Revol, "Profil UML pour TLM: contribution à la formalisation et à l'automatisation du flot de conception et vérification des systèmes sur puce," Ph.D. dissertation, INPG, Grenoble, France, June 2008.
-
(2008)
Profil UML pour TLM: Contribution À la Formalisation et À L'Automatisation du Flot de Conception et Vérification des Systèmes sur Puce
-
-
Revol, S.1
-
21
-
-
77951542994
-
-
OMG, UML Profile for Schedulability, Performance, and Time Specification, Object Management Group, January 2005, OMG document number: formal/05-01-02 (v1.1)
-
OMG, UML Profile for Schedulability, Performance, and Time Specification, Object Management Group, January 2005, OMG document number: formal/05-01-02 (v1.1).
-
-
-
-
22
-
-
0017996760
-
TIME, CLOCKS, AND THE ORDERING OF EVENTS IN A DISTRIBUTED SYSTEM.
-
DOI 10.1145/359545.359563
-
L. Lamport, "Time, clocks, and the ordering of events in a distributed system," Commun. ACM, vol. 21, no. 7, pp. 558-565, 1978. (Pubitemid 8615486)
-
(1978)
Communications of the ACM
, vol.21
, Issue.7
, pp. 558-565
-
-
Lamport Leslie1
-
23
-
-
70450263665
-
Specification and verification of time requirements with CCSL and esterel
-
C. Kirsch and M. Kandemir, Eds. ACM, June
-
C. André and F. Mallet, "Specification and verification of time requirements with CCSL and esterel," in LCTES, C. Kirsch and M. Kandemir, Eds. ACM, June 2009, pp. 167-176.
-
LCTES
, pp. 167-176
-
-
André, C.1
Mallet, F.2
-
24
-
-
0004026068
-
-
ARM IHI 0011A
-
AMBA Specification, ARM Limited, May 1999, ARM IHI 0011A.
-
AMBA Specification
-
-
|