Pre-calculated duty cycle control implemented in FPGA for power factor correction

IECON Proceedings (Industrial Electronics Conference)

Volumn , Issue , 2009, Pages 2955-2960

  Garcia, Alejandro ^a   De Castro, Angel ^a   Garcia, Oscar ^b   Azcondo, Francisco J ^c  

^a UNIVERSIDAD AUTÓNOMA DE MADRID   (Spain)

^b UNIVERSIDAD POLITÉCNICA DE MADRID   (Spain)

^c UNIVERSITY OF CANTABRIA   (Spain)

Author keywords

Boost converter; Digital control; Field programmable gate array; Power factor correction; Switched mode power supply

Indexed keywords

BOOST CONVERTER; DIGITAL CONTROL; POWER FACTOR CORRECTIONS; PROGRAMMABLE GATE ARRAY; SWITCHED MODE POWER SUPPLIES;

DIGITAL CONTROL SYSTEMS; ELECTRIC CONVERTERS; ELECTRIC CURRENT MEASUREMENT; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); INDUSTRIAL ELECTRONICS; LOGIC GATES; OPTICAL SENSORS; SWITCHING NETWORKS;

ELECTRIC POWER FACTOR;

EID: 77951545821     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IECON.2009.5415383     Document Type: Conference Paper

References (9)

1. A. Prodic, J. Chen, D. Maksimovic, R.W. Erickson, "Self-Tuning Digitally Controlled Low-Harmonic Rectifier Having Fast Dynamic Response," IEEE Trans. Power Electron., vol.18, no.1, pp. 420-428, Jan. 2003.
2. A. Prodic, D. Maksimovic, R.W. Erickson, "Dead-Zone Digital Controllers for Improved Dynamic Response of Low Harmonic Rectifiers," IEEE Trans. Power Electron., vol.21, no.1, pp. 173-181, Jan. 2006.
3. A. de Castro, P. Zumel, O. García, T. Riesgo, J. Uceda, "Concurrent and Simple Digital Controller of an AC/DC Converter With Power Factor Correction Based on an FPGA," IEEE Trans. Power Electron., vol.18, no.1, pp. 334-343, Jan. 2003.
4. I. Merfert, "Analysis and application of a new control method for continuous conduction-mode boost converters in power factor correction circuits," in Proc. Power Electron. Specialists Conference (PESC), Jun. 1997, vol.1, pp. 96-102.
5. I.W. Merfert, "Stored-duty-ratio control for power factor correction," in Proc. IEEE Appl. Power Electronics Conf. (APEC), Mar. 1999, vol.2, pp. 1123-1129.
6. W. Zhang, G. Feng, Y.-F. Liu, B. Wu, "A digital power factor correction (PFC) control strategy optimized for DSP," IEEE Trans. Power Electron., vol.19, no.6, pp. 1474-1485, Nov. 2004.
7. W. Zhang, Y.-F. Liu, B. Wu, "A new duty cycle control strategy for power factor correction and FPGA implementation," IEEE Trans. Power Electron., vol.21, no.6, pp. 1745-1753, Nov. 2006.
8. F. J. Azcondo, A.de Castro, F.J. Diaz, O. Garcia, "Current sensorless power factor correction based on digital current rebuilding," in Proc. Appl. Power Electronics Conf. (APEC), Feb. 2009.
9. H.-C. Chen, "Single-Loop Current Sensorless Control for Single-Phase Boost-Type SMR," IEEE Trans. Power Electron., vol.24, no.1, pp. 163-171, Jan. 2009.